Texas Instruments TUSB213IRGYR
- Part No.:
- TUSB213IRGYR
- Manufacturer:
- Texas Instruments
- Category:
- Specialized
- Package:
- 14-VFQFN Exposed Pad
- Datasheet:
-
TUSB213IRGYR.pdf
- Description:
- IC INTERFACE SPECIALIZED 14VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,063
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TUSB213IRGYR from Texas Instruments is a USB 2.0 High-Speed signal conditioner IC designed to restore signal integrity in lossy USB channels. It compensates for inter-symbol interference (ISI) in HS (480 Mbps) signals while transparently passing LS/FS traffic, supports up to 5 m pre-channel or 2 m post-channel cable lengths, and features programmable AC/DC boost via EQ and DC_BOOST pins for compliance with USB electrical specifications in notebooks, docking stations, and active cables.
For engineers reviewing the TUSB213IRGYR datasheet, TUSB213IRGYR pinout, TUSB213IRGYR application, or TUSB213IRGYR equivalent, this page delivers verified technical context, real-world signal conditioning parameters, validated pin functions, and confirmed alternative options for USB HS channel compensation design.
Technical Context
The TUSB213IRGYR implements a patent-pending, host/device-agnostic architecture that conditionally applies equalization only to High-Speed differential pairs (D1P/D1M and D2P/D2M), leaving Low-Speed and Full-Speed signaling unaltered. Its dual-stage compensation combines selectable AC boost (four levels via external EQ pulldown resistor) and tri-level DC boost (40/60/80 mV via DC_BOOST pin strap) to correct both high-frequency attenuation and low-frequency droop.
It operates in five functional modes-LS, FS, HS, Shutdown, and I²C configuration-with automatic mode detection and status flag outputs (CD for connection detect, ENA_HS for HS active indication). The device integrates a 1.8-V LDO (VREG output) enabled only during HS operation and supports both pin-strapped and I²C (address 0x2C) configuration of AC/DC gain settings.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Signal Support | USB 2.0 HS (480 Mbps), FS (12 Mbps), LS (1.5 Mbps); OTG 2.0 & BC 1.2 compliant |
| AC Boost Levels | 4 selectable via EQ pin pulldown: Level 0 (no boost), Level 1 (1.4–2 kΩ), Level 2 (3.7–3.9 kΩ), Level 3 (≥6 kΩ) |
| DC Boost Settings | Tri-level via DC_BOOST pin: 40 mV (L), 60 mV (M, default), 80 mV (H) |
| Power Consumption | HS active: 18–30 mA @ 5 V; HS suspend: 0.76–1.5 mA; disconnect: 0.86–1.5 mA |
| Channel Placement | D1P/D1M face host/hub; D2P/D2M face connector - reversible orientation supported |
| Thermal Resistance | RθJA = 49.1 °C/W (VQFN-14, 3.5 mm × 3.5 mm) |
| ESD Rating | HBM ±2000 V, CDM ±500 V per JEDEC JS-001/JESD22-C101 |
Pinout & Package
VQFN-14 package (RGY), 3.50 mm × 3.50 mm body size, thermally enhanced with exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EQ | Configuration input | Selects AC boost level (0–3) via external pulldown resistor; sampled at RSTN de-assertion |
| D2P / D2M | HS differential I/O | USB HS positive/negative port facing connector; interchangeable with D1P/D1M |
| D1P / D1M | HS differential I/O | USB HS positive/negative port facing host/hub; interchangeable with D2P/D2M |
| DC_BOOST/ENA_HS | Configurable I/O | In non-I²C mode: sets DC boost (40/60/80 mV); in HS mode: outputs ENA_HS flag |
| SCL/CD | Configurable I/O | In non-I²C mode: outputs CD flag (connection detect); in I²C mode: clock input (addr 0x2C) |
| SDA | I/O | In non-I²C mode: reserved; in I²C mode: bidirectional data line (addr 0x2C) |
| RSTN | Active-low enable | Drives device into shutdown (low) or normal operation (high); internal 500 kΩ pull-up |
| VREG | Output | 1.8-V LDO output for internal core; requires 0.1-µF bypass capacitor to GND |
| VCC | Power supply | 5-V nominal supply (4.4–5.5 V operating range) |
| GND | Ground | Reference for all analog/digital circuitry and thermal pad |
| NC (2,3) | No connect | Must remain unconnected; no internal function |
Key Features
| Feature | Design Value |
|---|---|
| HS-only signal conditioning | Preserves LS/FS signal integrity while applying adaptive equalization exclusively to 480 Mbps HS differential pairs |
| Dual-stage boost control | Independent AC boost (via EQ resistor) and DC boost (via DC_BOOST pin strap) enable precise tuning for pre-/post-channel loss |
| Reversible channel orientation | D1P/D1M and D2P/D2M are fully interchangeable, allowing flexible placement between host and connector sides |
| Low-power HS suspend mode | Consumes only 0.76–1.5 mA in HS suspend, reducing system power without disabling link detection |
| I²C configurability | Supports runtime reconfiguration (AC/DC boost levels) via standard 100 kHz I²C interface at slave address 0x2C |
Applications
| USB Docking Station | Active USB Extension Cable |
|---|---|
Use Scenario: Extends USB 2.0 connectivity from laptop to peripherals through a compact dock with multiple ports and long internal traces. IC Role / Device Role / Timing Role: Signal conditioner placed between host controller and upstream USB receptacle to compensate for PCB trace loss and maintain HS eye mask compliance. Use Value: Enables reliable 480 Mbps operation over 5 m pre-channel loss (e.g., internal routing + cable), preventing enumeration failures and data corruption. | Use Scenario: Embedded in a powered USB A-to-A extension cable to extend reach beyond standard 5 m limit while maintaining HS performance. IC Role / Device Role / Timing Role: HS signal repeater positioned mid-cable to restore signal amplitude and jitter margin before final connector. Use Value: Supports certified 2 m post-channel loss (cable + connector) with clean eye diagrams, meeting USB-IF electrical compliance at far-end measurement point. |
| Notebook Internal USB Hub | USB-C Alternate Mode Adapter |
Use Scenario: Integrated into thin-and-light notebook designs where high-density layout causes USB HS trace impedance discontinuities and insertion loss. IC Role / Device Role / Timing Role: Near-end equalizer placed adjacent to USB connector to correct near-end eye closure caused by board-level parasitics. Use Value: Passes USB HS near-end eye mask without redesigning stackup or adding costly RF-grade materials. | Use Scenario: Used in USB-C to legacy USB-A adapters supporting DisplayPort Alt Mode, where USB 2.0 lanes share physical routing with high-speed video signals. IC Role / Device Role / Timing Role: Isolation-aware conditioner on USB 2.0 D+/D− lines to suppress crosstalk-induced jitter from adjacent DP lanes. Use Value: Maintains stable HS link under simultaneous DP video transmission, preventing disconnects during hot-plug events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar USB 2.0 signal conditioning applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TS3USB221ERSER | Passive 2-channel USB 2.0 switch (no equalization); 5.5-V tolerant; 6-pin UQFN; no AC/DC boost | Used for USB path selection/muxing-not signal restoration; cannot compensate for channel loss | Select when only routing control is needed; not a functional substitute for TUSB213IRGYR's signal conditioning capability |
| USB2514B-AEZG | 4-port USB 2.0 hub controller with integrated PHY; includes basic signal conditioning but no user-adjustable AC/DC boost | Provides full hub functionality (transaction translation, power switching); fixed equalization optimized for TI reference layouts | Choose when adding hub ports is required; TUSB213IRGYR remains preferred for discrete, tunable signal conditioning in non-hub roles |
Compared with TS3USB221ERSER and USB2514B-AEZG, the TUSB213IRGYR uniquely delivers field-tunable, dual-stage (AC+DC) equalization for loss compensation-enabling design flexibility across diverse channel topologies where passive switches or fixed-hub PHYs fall short.
Availability
TUSB213IRGYR is available at Aetrix Electronics and suitable for USB docking stations, active extension cables, notebook internal routing, and USB-C Alt Mode adapters requiring stable component supply and consistent signal integrity performance across production volumes.
Supply support for TUSB213IRGYR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company delivering analog and embedded processing solutions, with leadership in interface, signal chain, and power management technologies.
The TUSB213IRGYR belongs to TI's USB signal conditioning product line, engineered specifically to solve high-speed signal degradation in USB 2.0 host, device, and cable applications where channel loss threatens electrical compliance and link reliability.
FAQ
What is the primary function of the TUSB213IRGYR in a USB 2.0 system?
The TUSB213IRGYR is a dedicated USB 2.0 High-Speed signal conditioner that restores signal integrity by compensating for inter-symbol interference (ISI) in lossy channels. It applies programmable AC and DC boost exclusively to 480 Mbps HS differential signals while leaving LS/FS traffic unaffected. This enables reliable USB HS operation in applications like docking stations and active cables where trace or cable loss would otherwise cause eye mask failure. The TUSB213IRGYR achieves this without altering protocol behavior or requiring changes to host/device firmware.
How does the TUSB213IRGYR handle Low-Speed and Full-Speed USB traffic?
The TUSB213IRGYR is explicitly designed to be agnostic to Low-Speed (1.5 Mbps) and Full-Speed (12 Mbps) USB signaling. Its patent-pending architecture bypasses LS/FS differential pairs without applying any gain, equalization, or delay-preserving original signal timing, voltage levels, and waveform shape. This ensures full backward compatibility with legacy USB devices and avoids unintended side effects such as timing skew or false disconnect detection. The TUSB213IRGYR automatically detects LS/FS mode and disables its HS compensation circuitry, confirming correct operation via the CD pin assertion.
Can the TUSB213IRGYR be used in both host-side and device-side USB configurations?
Yes, the TUSB213IRGYR is host/device agnostic and supports reversible channel orientation: D1P/D1M can face the host/hub while D2P/D2M face the connector-or vice versa. Its automatic mode detection identifies LS/FS/HS links regardless of direction, and status flags (CD, ENA_HS) operate identically in either configuration. This flexibility allows the same TUSB213IRGYR to condition signals in host-attached docks, device-side active cables, or embedded hubs without hardware modification. Pin functions and boost settings remain identical across orientations.
What are the key differences between AC boost and DC boost in the TUSB213IRGYR?
AC boost in the TUSB213IRGYR corrects high-frequency attenuation (e.g., from skin effect and dielectric loss) using four selectable levels set by an external pulldown resistor on the EQ pin. DC boost addresses low-frequency droop (e.g., from capacitive loading and cable resistance) with three fixed levels (40/60/80 mV) selected via the DC_BOOST pin strap. AC boost improves edge rate and eye opening; DC boost restores signal baseline and common-mode voltage. Both operate simultaneously and are latched at reset-requiring RSTN toggling to apply new settings. The TUSB213IRGYR's dual-stage approach enables fine-grained optimization for diverse channel loss profiles.
Does the TUSB213IRGYR require external components for basic operation?
Yes, the TUSB213IRGYR requires three mandatory external components: a 0.1-µF ceramic capacitor from VREG to GND for LDO stabilization, a 0.1-µF capacitor from VCC to GND for supply decoupling, and a reset timing capacitor from RSTN to GND (if not actively driven by a microcontroller). Optional components include the EQ pulldown resistor (for AC boost selection) and DC_BOOST pull-up/pull-down resistors (for DC boost level). No external termination or biasing is needed on D1P/D1M or D2P/D2M-those pins are internally matched to 90 Ω differential impedance. All required values and placement guidance are specified in the TUSB213IRGYR datasheet.
TUSB213IRGYR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 14-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Signal Processing
- Interface:
- USB
- Voltage - Supply:
- 4.4V ~ 5.5V
- Supplier Device Package:
- 14-VQFN (3.5x3.5)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
TUSB213IRGYR FAQ
1.How can I place an order for TUSB213IRGYR through Aetrix?
Please submit a Request for Quotation (RFQ) for TUSB213IRGYR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TUSB213IRGYR reliable?
The price and inventory of TUSB213IRGYR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TUSB213IRGYR is usually 5 days.
3.What payment methods are accepted for TUSB213IRGYR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TUSB213IRGYR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TUSB213IRGYR?
TUSB213IRGYR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TUSB213IRGYR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TUSB213IRGYR?
For technical support, including TUSB213IRGYR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TUSB213IRGYR requirements.
6.How does Aetrix verify that TUSB213IRGYR is sourced from the original manufacturer or authorized distributors?
All TUSB213IRGYR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TUSB213IRGYR meets industry standards.
7.What is the process for return or replacement of TUSB213IRGYR?
All TUSB213IRGYR units undergo pre-shipment inspection (PSI). If there is an issue with TUSB213IRGYR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TUSB213IRGYR part is unused and in its original packaging.
Return procedure for TUSB213IRGYR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TUSB213IRGYR Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

