My Inquiry
My Account
Texas Instruments TUSB564IRNQT
- Part No.:
- TUSB564IRNQT
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
TUSB564IRNQT.pdf
- Description:
- IC CROSSPOINT SW 1 X 4:4 40WQFN
- Quantity:
- Payment:
- Shipping:
Inventory:472
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TUSB564IRNQT from Texas Instruments is a USB Type-C™ DisplayPort Alternate Mode linear redriver crosspoint switch for sink-side applications, supporting simultaneous USB 3.1 Gen 1 (5 Gbps) and DisplayPort 1.4 HBR3 (8.1 Gbps) across up to four DP lanes or mixed USB+DP configurations. It implements VESA-compliant UFP_D pin assignments C, D, and E, operates on a single 3.3-V supply, and delivers up to 12 dB of linear equalization for inter-symbol interference compensation in monitor docking stations.
For engineers reviewing the TUSB564IRNQT datasheet, TUSB564IRNQT pinout, TUSB564IRNQT application, or TUSB564IRNQT equivalent, this device requires attention to GPIO/I²C configuration mode selection, DP lane count allocation (2-lane vs. 4-lane), AUX/SBU routing behavior under cable flip, and thermal management in compact WQFN-40 packages with 37.6°C/W junction-to-ambient resistance.
Technical Context
The TUSB564IRNQT integrates a transparent linear redriver architecture that preserves DisplayPort link training integrity while providing programmable receive equalization per lane group (DP0–DP3, RX1/RX2, SSTX/SSRX). Its crosspoint switching supports dynamic reconfiguration between USB-only, USB+2-lane DP, and full 4-lane DP modes via CTL0/CTL1 control pins or I²C registers.
It features dual-mode interface control: GPIO mode uses discrete level-sensitive inputs (EN, FLIP, CTL0, CTL1) for hardware-state transitions, while I²C mode enables fine-grained register access-including per-lane EQ settings, AUX snooping enable, and address configuration via SSEQ0/A0 and DPEQ0/A1 pins-without requiring external microcontroller firmware intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Max data rate | 8.1 Gbps (DP 1.4 HBR3); supports full-bandwidth video transmission over USB-C cables up to 2 meters with passive interconnects. |
| Equalization gain | Up to 12 dB (DP at 4.05 GHz; USB at 2.5 GHz); compensates for PCB trace and cable loss without introducing nonlinear distortion. |
| Supply voltage | 3.3 V ±10% (3.0–3.6 V); single-rail operation simplifies power delivery in space-constrained dock designs. |
| Operating temperature | 0°C to 70°C (commercial grade); validated for sustained operation in ambient environments typical of desktop monitors and docking peripherals. |
| Package | WQFN-40 (RNQ), 4.0 mm × 6.0 mm, 0.4 mm pitch; thermally enhanced with exposed thermal pad for ≤37.6°C/W θJA. |
| Interface control | GPIO or I²C (up to 1 MHz); allows flexible integration with host PD controllers or embedded MCUs depending on system complexity. |
| ESD rating | ±5 kV HBM (all pins); meets industrial handling requirements without additional external protection circuitry. |
Pinout & Package
Package: WQFN-40 (RNQ), 4.0 mm × 6.0 mm body, 0.4 mm pitch, exposed thermal pad (GND).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DP0p/DP0n – DP3p/DP3n (Pins 39–40, 36–37, 33–34, 30–31) | DP differential outputs | Drive DisplayPort source signals to Type-C receptacle; support full 4-lane HBR3 operation with independent termination (80–120 Ω). |
| RX1p/RX1n, RX2p/RX2n (Pins 12–13, 15–16) | DP/USB upstream-facing inputs | Receive DP or USB3.1 signals from host; configurable via CTL0/CTL1 to route to DP lanes or USB TX paths. |
| SSTXp/SSTXn, SSRXp/SSRXn (Pins 7–8, 4–5) | USB3.1 downstream-facing I/O | Connect to USB controller PHY; support Gen1 (5 Gbps) with AC-coupled 75–265 nF capacitors and 72–120 Ω differential impedance. |
| AUXp/AUXn, SBU1/SBU2 (Pins 26–27, 24–25) | AUX channel & sideband use switches | Route DisplayPort AUX bus to correct SBU pins based on cable orientation (FLIP pin or I²C-controlled); enable VESA Alt Mode compliance. |
| I2C_EN, FLIP/SCL, CTL0/SDA, CTL1 (Pins 17, 21, 22, 23) | Configuration & control inputs | Determine programming mode (GPIO vs. I²C), DP/USB enable state, and cable flip detection; include internal 500-kΩ pull-downs for robust default behavior. |
Key Features
| Feature | Design Value |
|---|---|
| Transparent DP link training | Maintains native DisplayPort handshake integrity-no protocol layer intervention required during link establishment or retraining. |
| Automatic LFPS de-emphasis | Meets USB 3.1 certification requirements without external timing components or firmware tuning of low-frequency periodic signaling. |
| VESA Alt Mode UFP_D support | Hardware-level compatibility with pin assignments C, D, and E-enables interoperability with certified USB-C sources and sinks. |
| Hot-plug capable | Supports live insertion/removal of USB-C cables; HPDIN input detects sink presence and disables DP lanes within 2 ms of loss. |
| Ultra-low-power architecture | 0.7 mW shutdown current and 2.5 mW USB disconnect state minimize standby power in always-on docking systems. |
Applications
| Monitor Docking Interface | HDTV USB-C Input Module |
|---|---|
|
Use Scenario: High-resolution display dock connecting laptop to dual 4K monitors via single USB-C cable. IC Role / Device Role / Timing Role: Sink-side redriver crosspoint switch managing simultaneous USB data and 4-lane DP video streams while preserving link training transparency. Use Value: Enables pixel-perfect 4K@60Hz output with zero added latency or protocol overhead, eliminating need for active repeaters or FPGA-based bridging. |
Use Scenario: Smart TV with native USB-C port accepting video + power from mobile devices. IC Role / Device Role / Timing Role: UFP_D redriver enabling HBR3 DP Alt Mode reception and USB 3.1 data tunneling through single receptacle. Use Value: Delivers full bandwidth for mobile screen mirroring (e.g., Samsung Dex, Apple Sidecar) without compromising audio/video sync or USB peripheral connectivity. |
| Projector USB-C Adapter | Enterprise Laptop Docking Station |
|
Use Scenario: Portable projector accepting USB-C input for conference room presentations. IC Role / Device Role / Timing Role: Linear redriver compensating for signal degradation across long internal flex cables and connector interfaces. Use Value: Ensures stable DP link lock at 8.1 Gbps over 15 cm internal traces, preventing flicker or resolution drop during critical demos. |
Use Scenario: Multi-port enterprise dock supporting USB peripherals, Ethernet, and dual-display video. IC Role / Device Role / Timing Role: Configurable crosspoint switch allocating two DP lanes for primary display and two for secondary, plus USB3.1 for storage/hub traffic. Use Value: Eliminates need for separate USB and DP controllers-reducing BOM cost, PCB area, and firmware complexity in high-volume OEM designs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar USB-C DisplayPort Alt Mode redriver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TI TUSB562IRNQT | 2-lane DP redriver only (no 4-lane support); identical 5 Gbps USB + 8.1 Gbps DP capability but reduced lane count and smaller 3.5 mm × 3.5 mm package. | Suitable for single-display docks or portable adapters where space is constrained and dual-display output is unnecessary. | Select TUSB562IRNQT when 4-lane DP is not required and board area savings outweigh flexibility needs. |
| Diodes AP43707UMN | Supports USB 3.2 Gen 2 (10 Gbps) and DP 2.0 (20 Gbps); higher-speed capability but lacks native GPIO mode-requires I²C-only configuration and has different pinout. | Targeted at next-gen docks supporting 8K displays or Thunderbolt-compatible implementations; not drop-in compatible due to control logic and power sequencing differences. | Choose AP43707UMN only for future-proofing beyond DP 1.4; verify I²C register mapping and thermal design against TUSB564IRNQT's 37.6°C/W θJA. |
Compared with TUSB564IRNQT, the TUSB562IRNQT offers footprint reduction at the cost of DP lane scalability, while the AP43707UMN provides higher bandwidth but demands full I²C integration and revised thermal layout-neither is pin-compatible, and both require schematic and firmware revisions.
Availability
TUSB564IRNQT is available at Aetrix Electronics and suitable for monitor docking interfaces, HDTV USB-C input modules, projector adapters, and enterprise laptop docking stations requiring stable component supply, long-term lifecycle assurance, and full VESA DisplayPort Alt Mode compliance.
Supply support for TUSB564IRNQT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity solutions, with decades of expertise in high-speed interface ICs and USB ecosystem development.
The TUSB564IRNQT belongs to TI's USB Type-C and DisplayPort redriver product line, designed specifically to simplify implementation of VESA-compliant sink-side Alt Mode functionality in compact, thermally efficient packages for consumer and commercial docking applications.
FAQ
What is the maximum supported DisplayPort data rate for TUSB564IRNQT?
The TUSB564IRNQT supports DisplayPort 1.4 High Bit Rate 3 (HBR3) at 8.1 Gbps per lane, validated across all four DP lanes (DP0–DP3) with full eye diagram compliance and ≤0.12 UIpp total jitter at 8.1 Gbps. This enables 4K@60Hz RGB or 5K@60Hz YUV420 video transport over standard USB-C cables.
Does TUSB564IRNQT require external configuration firmware to operate in GPIO mode?
No, TUSB564IRNQT operates autonomously in GPIO mode using hardwired control pins (CTL0, CTL1, FLIP, EN). Configuration states-including USB-only, USB+2-lane DP, or 4-lane DP-are determined by static logic levels, with no firmware or I²C communication needed. The device samples these inputs on power-up or EN rising edge.
How does TUSB564IRNQT handle USB-C cable orientation detection?
TUSB564IRNQT uses the FLIP pin (Pin 21) in GPIO mode or internal orientation logic in I²C mode to route AUXp/AUXn signals to the correct SBU1/SBU2 pins. This ensures proper AUX channel connectivity regardless of plug insertion direction-meeting VESA Alt Mode specification requirements for seamless user experience.
What thermal considerations apply to TUSB564IRNQT in a 4-lane DP active configuration?
In 4-lane DP mode (PCC-ACTIVE-DP = 660 mW), TUSB564IRNQT reaches a junction temperature rise of ~25°C above ambient (660 mW × 37.6°C/W). To maintain reliability at 70°C ambient, ensure ≥200 mm² of 2-oz copper connected to the thermal pad and avoid enclosing the RNQ package in sealed enclosures without airflow.
Can TUSB564IRNQT be used in systems requiring USB 3.2 Gen 2 (10 Gbps) support?
No, TUSB564IRNQT is specified only for USB 3.1 Gen 1 (5 Gbps). Its USB transceivers, equalizers, and jitter performance are characterized up to 5 Gbps (DJ_5G = 0.04 UIpp, TJ_5G = 0.07 UIpp); it does not support 10 Gbps signaling, nor is it compliant with USB 3.2 Gen 2 electrical specifications.
TUSB564IRNQT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 40-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Crosspoint Switch
- Circuit:
- 1 x 4:4
- Independent Circuits:
- 1
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-WQFN (6x4)
TUSB564IRNQT FAQ
1.How can I place an order for TUSB564IRNQT through Aetrix?
Please submit a Request for Quotation (RFQ) for TUSB564IRNQT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TUSB564IRNQT reliable?
The price and inventory of TUSB564IRNQT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TUSB564IRNQT is usually 5 days.
3.What payment methods are accepted for TUSB564IRNQT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TUSB564IRNQT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TUSB564IRNQT?
TUSB564IRNQT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TUSB564IRNQT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TUSB564IRNQT?
For technical support, including TUSB564IRNQT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TUSB564IRNQT requirements.
6.How does Aetrix verify that TUSB564IRNQT is sourced from the original manufacturer or authorized distributors?
All TUSB564IRNQT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TUSB564IRNQT meets industry standards.
7.What is the process for return or replacement of TUSB564IRNQT?
All TUSB564IRNQT units undergo pre-shipment inspection (PSI). If there is an issue with TUSB564IRNQT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TUSB564IRNQT part is unused and in its original packaging.
Return procedure for TUSB564IRNQT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TUSB564IRNQT Tags
-
SN74HC138DR
Texas Instruments
-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage
-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments
-
74CBTLV3257GUX
Nexperia USA Inc.
-
74HC154BQ,118
Nexperia USA Inc.
-
P3S0200GMX
NXP USA Inc.
-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments
-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments
-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
