My Inquiry
My Account
Texas Instruments TUSB564RNQR
- Part No.:
- TUSB564RNQR
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
TUSB564RNQR.pdf
- Description:
- IC CROSSPOINT SW 1 X 4:4 40WQFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,202
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TUSB564RNQR from Texas Instruments is a USB Type-C™ DisplayPort Alt Mode sink-side linear redriver crosspoint switch supporting simultaneous USB 3.1 Gen 1 (5 Gbps) and DisplayPort 1.4 HBR3 (8.1 Gbps) signal integrity restoration across up to four DP lanes or dual-lane DP + USB. It operates on a single 3.3-V supply, supports VESA UFP_D pin assignments C/D/E, and delivers up to 12 dB of linear equalization for board trace and cable loss compensation in docking stations and monitors.
For engineers reviewing the TUSB564RNQR datasheet, TUSB564RNQR pinout, TUSB564RNQR application, or TUSB564RNQR equivalent, key selection considerations include its 40-pin WQFN package, GPIO/I²C configuration flexibility, hot-plug capability, industrial-grade thermal performance (RθJA = 37.6°C/W), and transparent DP link training support - all critical for USB-C Alt Mode system integration with strict EMI and jitter budgets.
Technical Context
The TUSB564RNQR implements a fully transparent linear redriver architecture-no retiming or protocol awareness-ensuring compatibility with DisplayPort link training and USB 3.1 LFPS signaling. Its differential I/O paths support bidirectional USB 3.1 (SSRX/SSTX/TX1/TX2/RX1/RX2) and unidirectional DP lane routing (DP0–DP3), with independent equalization control per interface via DPEQ[1:0], EQ[1:0], and SSEQ[1:0] pins.
Configuration is supported in two modes: GPIO-based (using CTL0/CTL1/FLIP/EN) for deterministic state transitions without firmware, or I²C-based (SCL/SDA with I2C_EN-selectable voltage levels) for dynamic runtime reconfiguration. The device integrates AUX/SBU switching logic with orientation-aware routing and HPDIN monitoring, enabling full USB-C receptacle management in sink-side applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Max Data Rate | 8.1 Gbps (DP 1.4 HBR3); 5 Gbps (USB 3.1 Gen 1) - enables 4K60 HDR video + SuperSpeed data over single USB-C cable. |
| Equalization Gain | Up to 12 dB (DP at 4.05 GHz; USB at 2.5 GHz) - compensates ≥12-inch FR4 PCB traces or passive cables with >15 dB insertion loss. |
| Supply Voltage | 3.3 V ±10% - compatible with standard USB-C power delivery rails; no auxiliary LDO required. |
| Operating Temp | 0°C to 70°C (commercial) - validated for ambient conditions in consumer docks, monitors, and projectors. |
| Package | RNQ (WQFN-40, 4 mm × 6 mm, 0.4 mm pitch) - surface-mount footprint with exposed thermal pad for 9.5°C/W junction-to-board conduction. |
| Jitter Performance | TJ ≤ 0.12 UIpp at 8.1 Gbps - meets VESA DP 1.4 electrical compliance for eye diagram opening at receiver input. |
| ESD Rating | ±5 kV HBM (all pins) - robust against handling and system-level ESD events in end-user environments. |
Pinout & Package
RNQ package: 40-pin WQFN, 4.00 mm × 6.00 mm body, 0.4 mm pitch, exposed thermal pad (GND). RoHS-compliant, MSL Level 1 (unlimited floor life at ≤30°C/60% RH).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DP0p/DP0n – DP3p/DP3n (Pins 39–40, 36–37, 33–34, 30–31) | DP Differential Outputs | Drive DisplayPort lanes to Type-C receptacle; support full 4-lane HBR3 (8.1 Gbps) with matched 100-Ω differential impedance. |
| RX1p/RX1n, RX2p/RX2n (Pins 12–13, 15–16) | USB/DP Differential Inputs | Accept upstream-facing signals from host controller; configurable for USB 3.1 or DP source depending on CTL0/CTL1 state. |
| TX1p/TX1n, TX2p/TX2n (Pins 9–10, 18–19) | USB/DP Differential I/O | Bidirectional paths for USB 3.1 upstream or DP sink-side receive; enable flexible lane mapping for pin assignments C/D/E. |
| SSTXp/SSTXn, SSRXp/SSRXn (Pins 7–8, 4–5) | USB 3.1 Downstream I/O | Connect to USB-C port's downstream-facing PHY; support Gen 1 (5 Gbps) with AC-coupled 75–265 nF capacitors. |
| AUXp/AUXn, SBU1/SBU2 (Pins 26–27, 24–25) | AUX Channel & Sideband Use | Implement orientation-aware AUX routing and SBU switching; require 1-MΩ pull-up (AUXp) and 2-MΩ pull-down (SBU1/SBU2) per VESA spec. |
| I2C_EN, FLIP/SCL, CTL0/SDA (Pins 17, 21, 22) | Configuration Interface | Select GPIO vs. I²C mode (I2C_EN), set Type-C flip state (FLIP), or control USB/DP routing (CTL0/CTL1); all include internal failsafe pull-downs. |
Key Features
| Feature | Design Value |
|---|---|
| VESA USB-C Alt Mode Compliance | Fully supports UFP_D pin assignments C, D, and E - enables interoperability with certified USB-C sources and sinks without protocol translation. |
| Transparent Link Training | No retiming or packet inspection - preserves native DP link training handshake and USB 3.1 LFPS timing, eliminating compatibility risks with legacy controllers. |
| Automatic LFPS De-emphasis | Dynamically adjusts USB 3.1 transmit de-emphasis based on channel loss - ensures compliance with USB-IF certification test plans without manual tuning. |
| Hot-Plug Capability | HPDIN monitoring with <2 ms debounce and automatic DP lane disable - prevents display flicker or audio drop during cable insertion/removal. |
| Ultra-Low-Power Architecture | 0.7 mW shutdown power (CTL0=CTL1=L) and 2.5 mW USB disconnect state - extends battery life in portable docks and embedded displays. |
Applications
| Monitor Connectivity | HDTV Interface |
|---|---|
Use Scenario: High-resolution external monitor connected via USB-C cable to laptop or workstation, requiring simultaneous 4K60 video and peripheral data transfer. IC Role / Device Role / Timing Role: Sink-side redriver restoring DP 1.4 HBR3 signal integrity and USB 3.1 Gen 1 data path across shared Type-C connector pins. Use Value: Enables single-cable docking with full bandwidth retention after 12-inch PCB routing and passive cable losses exceeding 15 dB at 4.05 GHz. | Use Scenario: Smart TV with USB-C input supporting video, audio, and HID peripherals from mobile devices or streaming sticks. IC Role / Device Role / Timing Role: UFP_D redriving switch managing DP Alt Mode lane assignment and AUX/SBU routing for reversible plug insertion. Use Value: Eliminates need for separate HDMI/USB ports while maintaining VESA-certified link training transparency and hot-plug reliability. |
| Projector Integration | Docking Station Hub |
Use Scenario: Portable projector with USB-C input accepting both video stream and power delivery from notebook or tablet. IC Role / Device Role / Timing Role: Linear redriver compensating for long internal flex traces and ensuring stable DP link lock under varying temperature (0°C–70°C). Use Value: Guarantees consistent 4K30 image quality without pixel corruption or link drops, even with low-cost FR4 interconnects. | Use Scenario: Multi-port USB-C dock connecting laptop to dual 4K monitors, Ethernet, USB-A peripherals, and charging. IC Role / Device Role / Timing Role: Crosspoint switch enabling dynamic allocation of DP lanes (2 or 4) and USB 3.1 paths based on attached display configuration. Use Value: Allows seamless switching between single 4K@60Hz (4-lane DP) and dual 4K@30Hz (2-lane DP + USB) without firmware intervention or layout changes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar USB-C DisplayPort Alt Mode redriver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TI TUSB562RNQR | 2-lane DP + USB 3.1 only; no 4-lane DP support; identical package and pinout except reduced DP lane count. | Targeted for cost-sensitive single-display docks or monitors without 4K60 requirement. | Select when system uses only two DP lanes and requires lower BOM cost; not suitable for 4K60 or multi-display configurations. |
| Diodes AP1382A10Q | Supports DP 1.4 HBR3 (8.1 Gbps) and USB 3.1 Gen 1 but lacks AUX/SBU switching and GPIO configuration; requires external level shifters for 1.8-V I²C. | Used in fixed-function embedded systems where orientation detection and AUX snooping are handled externally. | Choose when design already implements AUX routing logic and prioritizes minimal external components over configurability. |
Compared with TUSB564RNQR, the TUSB562RNQR reduces lane count and feature set for lower cost, while the AP1382A10Q trades integrated AUX/SBU switching and dual-mode configuration for simpler signal conditioning - making TUSB564RNQR the only option supporting full VESA UFP_D C/D/E assignments with transparent link training in a single chip.
Availability
TUSB564RNQR is available at Aetrix Electronics and suitable for docking stations, monitors, HDTVs, and projectors requiring stable component supply with guaranteed long-term manufacturability and full USB-C Alt Mode compliance.
Supply support for TUSB564RNQR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and connectivity solutions, with leadership in high-speed interface ICs for USB, PCIe, and DisplayPort ecosystems.
The TUSB564RNQR belongs to TI's USB Type-C and DisplayPort redriver product line, designed specifically for sink-side signal integrity restoration in compact, thermally constrained USB-C endpoints such as monitors and portable docks.
FAQ
What is the primary function of the TUSB564RNQR in a USB-C system?
The TUSB564RNQR functions as a sink-side linear redriver crosspoint switch that restores signal integrity for both USB 3.1 Gen 1 (5 Gbps) and DisplayPort 1.4 (8.1 Gbps) traffic over a USB-C connection. It does not retime or interpret protocols - instead, it applies analog equalization to compensate for channel loss while preserving native DP link training and USB LFPS signaling. This makes the TUSB564RNQR essential for maintaining compliance and reliability in monitors, docks, and HDTVs using USB-C Alt Mode.
Does the TUSB564RNQR support all VESA USB-C Alt Mode pin assignments?
Yes, the TUSB564RNQR explicitly supports UFP_D pin assignments C, D, and E as defined in the VESA DisplayPort Alt Mode specification. Its internal AUX/SBU routing logic and orientation-aware switching (via FLIP pin or I²C register) ensure correct signal mapping regardless of cable insertion direction. This full assignment coverage distinguishes the TUSB564RNQR from 2-lane alternatives like the TUSB562RNQR, which only supports assignments C and D.
How does the TUSB564RNQR handle DisplayPort link training?
The TUSB564RNQR provides transparent link training support - it does not terminate, regenerate, or modify DP training sequences. All link training packets (LTTPRs, CRs, EQs) pass through unchanged, allowing the source and sink to negotiate lane count, rate, and equalization settings directly. This transparency eliminates interoperability risks with existing DP sources and ensures full VESA compliance, unlike retimers that require protocol-aware firmware and may introduce latency or training failures.
Can the TUSB564RNQR be configured without an I²C controller?
Yes, the TUSB564RNQR supports full GPIO-based configuration using CTL0, CTL1, FLIP, and EN pins - no microcontroller or I²C bus is required. In GPIO mode, pin states directly select USB-only, 2-lane DP + USB, or 4-lane DP operation, and control orientation and DP enable/disable. I²C mode (enabled via I2C_EN pin) is optional and used only when dynamic runtime reconfiguration or advanced diagnostics are needed.
What thermal performance can be expected from the TUSB564RNQR in a typical 4-layer PCB layout?
In a standard 4-layer PCB with 2 oz copper and moderate thermal relief, the TUSB564RNQR achieves a junction-to-board thermal resistance (RθJB) of 9.5°C/W and junction-to-ambient (RθJA) of 37.6°C/W. At full 4-lane DP load (660 mW), this results in ~63°C junction rise above ambient - well within the 110°C max rating. The exposed thermal pad must be soldered to a solid GND plane; adding 2–4 thermal vias (0.3 mm diameter, 0.8 mm pitch) further improves dissipation for sustained 4K60 operation.
TUSB564RNQR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 40-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Crosspoint Switch
- Circuit:
- 1 x 4:4
- Independent Circuits:
- 1
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 3V ~ 3.6V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-WQFN (6x4)
TUSB564RNQR FAQ
1.How can I place an order for TUSB564RNQR through Aetrix?
Please submit a Request for Quotation (RFQ) for TUSB564RNQR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TUSB564RNQR reliable?
The price and inventory of TUSB564RNQR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TUSB564RNQR is usually 5 days.
3.What payment methods are accepted for TUSB564RNQR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TUSB564RNQR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TUSB564RNQR?
TUSB564RNQR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TUSB564RNQR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TUSB564RNQR?
For technical support, including TUSB564RNQR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TUSB564RNQR requirements.
6.How does Aetrix verify that TUSB564RNQR is sourced from the original manufacturer or authorized distributors?
All TUSB564RNQR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TUSB564RNQR meets industry standards.
7.What is the process for return or replacement of TUSB564RNQR?
All TUSB564RNQR units undergo pre-shipment inspection (PSI). If there is an issue with TUSB564RNQR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TUSB564RNQR part is unused and in its original packaging.
Return procedure for TUSB564RNQR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TUSB564RNQR Tags
-
SN74HC138DR
Texas Instruments
-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage
-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments
-
74CBTLV3257GUX
Nexperia USA Inc.
-
74HC154BQ,118
Nexperia USA Inc.
-
P3S0200GMX
NXP USA Inc.
-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments
-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments
-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
