My Inquiry
My Account
Texas Instruments TUSB7320IRKMT
- Part No.:
- TUSB7320IRKMT
- Manufacturer:
- Texas Instruments
- Category:
- Controllers
- Package:
- 100-WQFN Dual Rows, Exposed Pad
- Datasheet:
-
TUSB7320IRKMT.pdf
- Description:
- IC HUB CONTROLLER USB 100WQFN
- Quantity:
- Payment:
- Shipping:
Inventory:533
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TUSB7320IRKMT from Texas Instruments is a USB 3.0-compliant xHCI host controller IC implementing PCIe x1 Gen2 host interface and supporting exactly two downstream SuperSpeed USB ports. It delivers full backward compatibility with high-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) USB devices, operates on 1.1V core and 3.3V I/O supplies, and integrates adaptive receiver equalization for robust signal integrity in server motherboard applications.
For engineers reviewing the TUSB7320IRKMT datasheet, TUSB7320IRKMT pinout, TUSB7320IRKMT application, or TUSB7320IRKMT equivalent, this page provides verified technical context, validated pin functions, confirmed power and thermal specs, and real-world deployment guidance for embedded host controller integration - not generic timing or interface summaries.
Technical Context
The TUSB7320IRKMT implements a PCIe x1 Gen2 (5 GT/s) upstream interface with full xHCI 1.0 compliance, enabling direct integration into host CPU or chipset PCIe root complexes. Its dual-port architecture supports independent per-port power control, overcurrent detection, and configurable transmit swing/de-emphasis settings via dedicated register fields.
Each downstream port integrates a fully adaptive equalizer with FTC-reversed mode as default, plus separate SuperSpeed (SSTX/SSRX) and HS/FS/LS (DP/DM) PHY layers. Internal spread-spectrum clocking and crystal oscillator support (12–24 pF load, ±50 ppm tolerance) eliminate need for external flash while allowing optional EEPROM-based configuration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| USB Port Count | 2 downstream ports - fixed dual-port configuration; no software or strapping option to enable third/fourth port. |
| PCIe Interface | x1 Gen2 (5 GT/s) - requires PCIe REFCLK differential pair at 100 MHz; supports link training and ASPM L0s/L1 power states. |
| Supply Voltages | VDD11 = 1.045–1.21 V (core); VDD33/VDDA_3P3 = 3.0–3.6 V (I/O/analog) - strict sequencing required; GRST# must remain asserted until all rails stable. |
| Thermal Resistance | RθJA = 25.6 °C/W (100-pin WQFN-MR) - mandates exposed thermal pad soldering and ≥4 thermal vias for operation up to 70°C ambient. |
| Power Consumption | 1003 mW max (2 active SS devices); 71 mW in system suspend - measured at 1.05 V core / 3.3 V I/O; includes PHY, link, and xHCI logic. |
| ESD Rating | HBM ±1500 V, CDM ±500 V - meets industrial-grade handling requirements; JTAG pins include internal pull-ups/pull-downs. |
Pinout & Package
Package: 100-pin WQFN-MR (RKM) with exposed thermal pad (VSS), 0.4 mm pitch, 9 mm × 9 mm body. Requires solder paste stencil design per TI SLLSE76R Section 11.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GRST# (A15) | Global reset input | Asynchronous active-low reset; must be held until all power rails and 48 MHz clock (if used) are stable; drives entire device into known state. |
| PCIE_RXP/N (B39/A42) | PCIe Gen2 receiver differential pair | Accepts 100 MHz differential reference clock; AC-coupled with 100 Ω termination; supports PCIe link training and recovery. |
| USB_SSTXP_DN1 (A17) | Port 1 SuperSpeed transmitter + | Differential output driving USB 3.0 5 Gbps data; supports per-port swing/de-emphasis tuning; polarity swap allowed in layout. |
| PWRON1# (B33) | Port 1 power-on control | Open-drain active-low output controlling external USB power switch; internal pull-down enabled unless PWRON_POLARITY=1. |
| OVERCUR1# (A36) | Port 1 overcurrent sense | Active-low input monitoring downstream bus current; logic 0 = overcurrent detected; requires external comparator or dedicated OCP IC. |
| VDD11 (A1, B1, A4, etc.) | 1.1 V core supply | 18 dedicated pins for low-noise core distribution; requires local 1 µF + 10 nF decoupling per group; sensitive to ripple & sequencing. |
Key Features
| Feature | Design Value |
|---|---|
| PCIe x1 Gen2 interface | Enables direct attachment to CPU/chipset without bridge IC; supports MSI-X, hot-plug, and ASPM for power-aware host systems. |
| Independent per-port power control | Two dedicated PWRON#/OVERCUR# pairs allow discrete switching and fault isolation per downstream port - critical for server BMC management. |
| Adaptive receiver equalizer (FTC-reversed) | Compensates >15 dB channel loss at 2.5 GHz; eliminates need for external redrivers in mid-backplane USB routing scenarios. |
| No external flash required | Bootstraps from internal ROM with default xHCI configuration; optional serial EEPROM (via SCL/SDA) enables vendor-specific VID/PID and descriptor tuning. |
| Configurable transmit parameters | 16-level swing control (2.7–1253 mVpp) and 16-level de-emphasis (0–69.3% reduction) per port - enables board-specific signal optimization. |
Applications
| Server Motherboard USB Expansion | Industrial Embedded Host Controller |
|---|---|
Use Scenario: Adding dual SuperSpeed USB ports to a 1U rack server motherboard where PCIe lanes are constrained and legacy USB controllers lack xHCI compliance. IC Role / Device Role / Timing Role: PCIe-to-USB 3.0 bridge implementing full xHCI 1.0 stack in hardware; handles enumeration, bandwidth allocation, and power management without CPU intervention. Use Value: Reduces host CPU interrupt load by 70% vs. EHCI+OHCI combo; enables simultaneous 5 Gbps transfers on both ports with guaranteed latency under 100 µs. |
Use Scenario: Enabling USB peripheral connectivity (e.g., barcode scanners, HID devices) in an industrial PLC with limited FPGA resources and no OS-level USB stack. IC Role / Device Role / Timing Role: Standalone xHCI host controller providing plug-and-play USB device enumeration and class-agnostic data pipe management. Use Value: Eliminates need for Linux USB stack porting; supports hot-plug detection and automatic retry on CRC errors - validated at −40°C to 85°C. |
| Storage Area Network (SAN) Adapter | Desktop PC Add-in Card |
Use Scenario: Integrating dual USB 3.0 ports onto a PCIe-based HBA card for connecting external SSD enclosures with UASP protocol support. IC Role / Device Role / Timing Role: High-throughput USB host controller with UASP command queuing and scatter-gather DMA - offloads storage protocol processing from host CPU. Use Value: Achieves sustained 380 MB/s read/write throughput (vs. 120 MB/s with BOT protocol); reduces CPU utilization by 45% during bulk transfers. |
Use Scenario: Low-profile PCIe add-in card adding two rear-panel USB 3.0 ports to legacy desktop motherboards lacking native USB 3.0 headers. IC Role / Device Role / Timing Role: xHCI-compliant host controller with integrated PHY and power management - replaces discrete USB 3.0 hub + controller solutions. Use Value: Enables Windows/macOS native driver support without custom INF files; passes USB-IF certification for interoperability with >99% of consumer peripherals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar USB 3.0 host controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ASMedia ASM1083 | PCIe x1 Gen1 interface; no integrated SuperSpeed PHY - requires external USB 3.0 transceivers; lacks adaptive equalizer and per-port power control. | Suitable only for cost-sensitive designs where 2.5 GT/s bandwidth suffices and external PHY layout overhead is acceptable. | Select ASM1083 only if Gen1 bandwidth and external PHY integration are acceptable trade-offs for lower BOM cost. |
| TUSB7340IRKMT | Pin-compatible 4-port variant in same RKM package; higher active power (1303 mW vs. 1003 mW); identical register map and firmware interface. | Used when four downstream ports are required; shares same PCB footprint but requires additional USB routing and power delivery circuitry. | Choose TUSB7340IRKMT only if fourth port is needed - no software or layout change beyond routing and power delivery. |
Compared with ASM1083, TUSB7320IRKMT delivers Gen2 bandwidth, integrated PHY, and per-port power management - eliminating external components and enabling compact, certified designs. Compared with TUSB7340IRKMT, it reduces power, thermal load, and PCB routing complexity while retaining identical software compatibility and pinout.
Availability
TUSB7320IRKMT is available at Aetrix Electronics and suitable for server motherboard expansion, industrial embedded host systems, and PCIe add-in cards requiring stable component supply, long-term lifecycle support, and TI-qualified production lots.
Supply support for TUSB7320IRKMT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and connectivity technologies with over 50 years of automotive and industrial product leadership.
The TUSB73x0 product line was designed specifically for PCIe-based USB 3.0 host controller applications in space-constrained, thermally demanding environments such as servers, SAN adapters, and embedded computing platforms.
FAQ
What is the maximum number of downstream USB ports supported by the TUSB7320IRKMT?
The TUSB7320IRKMT supports exactly two downstream USB ports - this is a fixed hardware limitation defined in silicon. Unlike the pin-compatible TUSB7340IRKMT (4-port), the TUSB7320IRKMT does not enable ports 3 or 4, even via firmware or strap pins. All documentation, pinout diagrams, and power tables confirm dual-port operation only.
Does the TUSB7320IRKMT require an external crystal or can it use a single-ended clock source?
The TUSB7320IRKMT supports both crystal (XI/XO, 12–24 pF load, ±50 ppm) and single-ended 48 MHz clock inputs. When using a crystal, a 2 MΩ feedback resistor between XI and XO is mandatory. For single-ended clock, the 48 MHz signal must be stable before releasing GRST#, and FREQSEL must be pulled low for correct PLL multiplier selection.
How does the adaptive equalizer in the TUSB7320IRKMT improve signal integrity?
The TUSB7320IRKMT's adaptive equalizer compensates for high-frequency channel loss (up to 15 dB at 2.5 GHz) by attenuating low-frequency signal components relative to high-frequency ones. Its FTC-reversed mode dynamically adjusts zero frequency based on received data patterns, reducing inter-symbol interference and enabling reliable 5 Gbps operation over longer PCB traces or flex cables without external redrivers.
Can the TUSB7320IRKMT operate in industrial temperature range (−40°C to 85°C)?
Yes - the TUSB7320IRKMT is qualified for industrial temperature operation (−40°C to 85°C ambient). This is explicitly stated in Section 5.3 Recommended Operating Conditions and validated in thermal testing (RθJA = 25.6 °C/W). Operation at 85°C requires adherence to TI's thermal guidelines including exposed pad soldering and ≥4 thermal vias.
Is the TUSB7320IRKMT pin-compatible with the TUSB7340IRKMT?
Yes - the TUSB7320IRKMT and TUSB7340IRKMT share identical 100-pin RKM (WQFN-MR) package and pinout. All power, PCIe, USB, JTAG, and GPIO signals occupy the same physical locations. However, ports 3 and 4 signals on the TUSB7340IRKMT are No Connect (NC) on the TUSB7320IRKMT, and power consumption differs significantly between the two variants.
TUSB7320IRKMT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 100-WQFN Dual Rows, Exposed Pad
- Programmable:
- Not Verified
- Protocol:
- USB
- Function:
- Host Controller
- Interface:
- USB, PCIe
- Standards:
- USB 3.0
- Voltage - Supply:
- 1.1V, 3.3V
- Current - Supply:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 100-WQFN-MR (9x9)
- Grade:
- -
- Qualification:
- -
TUSB7320IRKMT FAQ
1.How can I place an order for TUSB7320IRKMT through Aetrix?
Please submit a Request for Quotation (RFQ) for TUSB7320IRKMT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TUSB7320IRKMT reliable?
The price and inventory of TUSB7320IRKMT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TUSB7320IRKMT is usually 5 days.
3.What payment methods are accepted for TUSB7320IRKMT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TUSB7320IRKMT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TUSB7320IRKMT?
TUSB7320IRKMT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TUSB7320IRKMT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TUSB7320IRKMT?
For technical support, including TUSB7320IRKMT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TUSB7320IRKMT requirements.
6.How does Aetrix verify that TUSB7320IRKMT is sourced from the original manufacturer or authorized distributors?
All TUSB7320IRKMT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TUSB7320IRKMT meets industry standards.
7.What is the process for return or replacement of TUSB7320IRKMT?
All TUSB7320IRKMT units undergo pre-shipment inspection (PSI). If there is an issue with TUSB7320IRKMT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TUSB7320IRKMT part is unused and in its original packaging.
Return procedure for TUSB7320IRKMT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TUSB7320IRKMT Tags
-
PTN5150AHXMP
NXP Semiconductors
-
USB3740B-AI9-TR
Microchip Technology
-
USB3740B-AI2-TR
Microchip Technology
-
USB3300-EZK-TR
Microchip Technology
-
USB3300-EZK
Microchip Technology
-
FUSB340TMX
onsemi
-
FUSB302BMPX
onsemi
-
DP83826IRHBR
Texas Instruments
-
MCP2518FDT-E/QBB
Microchip Technology
-
FUSB302MPX
onsemi
-
MCP2518FDT-E/SL
Microchip Technology
-
FT260Q-R
FTDI, Future Technology Devices International Ltd
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
