Texas Instruments TUSB7320RKMT
- Part No.:
- TUSB7320RKMT
- Manufacturer:
- Texas Instruments
- Category:
- Controllers
- Package:
- 100-WQFN Dual Rows, Exposed Pad
- Datasheet:
-
TUSB7320RKMT.pdf
- Description:
- IC HUB CONTROLLER USB 100WQFN
- Quantity:
- Payment:

- Shipping:

Inventory:375
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TUSB7320RKMT from Texas Instruments is a USB 3.0-compliant xHCI host controller IC implementing PCIe x1 Gen2 host interface and supporting exactly two downstream SuperSpeed USB ports with independent power control, overcurrent detection, and configurable transmit swing/de-emphasis. It integrates internal spread-spectrum clock generation, requires no external flash for default operation, and targets embedded server and storage host bus adapter applications.
For engineers reviewing the TUSB7320RKMT datasheet, TUSB7320RKMT pinout, TUSB7320RKMT application, or TUSB7320RKMT equivalent, key selection factors include PCIe Gen2 compatibility, dual-port USB 3.0 host capability, WQFN-MR 100-pin thermal pad package, 1.1V core/3.3V I/O supply requirements, and adaptive receiver equalization for signal integrity on lossy PCB traces.
Technical Context
The TUSB7320RKMT implements the xHCI 1.0 specification and interfaces to the host CPU via a PCIe x1 Gen2 (5 GT/s) link, using differential reference clock inputs (PCIE_REFCLKP/N) and PERST#/GRST# reset hierarchy. Its dual-port USB PHY supports simultaneous SuperSpeed (5 Gbps), high-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) device connections.
Each downstream port features independent enable/disable control, per-port power switching (PWRON1#/PWRON2#), overcurrent sensing (OVERCUR1#/OVERCUR2#), and programmable transmitter equalization (SWING/DE-EMPHASIS bits) plus adaptive receiver equalization (Portx_EQ register) to compensate for channel insertion loss up to 20 dB at 2.5 GHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Interface | PCIe x1 Gen2 (5 GT/s) host interface with differential 100 MHz reference clock input |
| USB Ports | 2 downstream USB 3.0 ports supporting SuperSpeed, high-speed, full-speed, and low-speed devices |
| Core Supply | 1.1 V ±5% (VDD11), with 1.045–1.21 V operating range and 594 mA max active current draw |
| I/O Supply | 3.3 V (VDD33/VDDA_3P3), with 3.0–3.6 V range and 115 mA max I/O current in active state |
| Package | 100-pin WQFN-MR (RKM) with exposed thermal pad, 9 × 9 mm body, 0.5 mm pitch |
| Thermal Resistance | RθJA = 25.6 °C/W; RθJC(bot) = 0.4 °C/W - enables conduction cooling via bottom thermal pad |
| Operating Temp | 0 °C to 70 °C ambient (commercial grade); junction temperature up to 105 °C |
Pinout & Package
Package: 100-pin WQFN-MR (RKM), 9 mm × 9 mm, 0.5 mm pitch, exposed thermal pad (VSS). Designed for low-inductance grounding and thermal dissipation in dense server motherboard layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PCIE_TXP / PCIE_TXN | PCIe Gen2 differential transmitter output | Drives host-facing PCIe link; requires controlled 85 Ω differential impedance routing |
| PCIE_RXP / PCIE_RXN | PCIe Gen2 differential receiver input | Accepts 100 MHz reference clock and PCIe data; supports AC-coupled termination |
| USB_SSTXP_DN1 / USB_SSTXN_DN1 USB_SSTXP_DN2 / USB_SSTXN_DN2 | SuperSpeed USB differential transmitter outputs (Port 1 & 2) | Drive 5 Gbps USB 3.0 signals; polarity swap allowed per port for layout flexibility |
| USB_SSRXP_DN1 / USB_SSRXN_DN1 USB_SSRXP_DN2 / USB_SSRXN_DN2 | SuperSpeed USB differential receiver inputs (Port 1 & 2) | Adaptively equalize incoming signals; support up to 20 dB channel loss compensation |
| PWRON1# / PWRON2# | Active-low downstream port power enable | Controls external USB power switches; internal pull-down; low-impedance drive during rail removal |
| OVERCUR1# / OVERCUR2# | Active-low downstream overcurrent sense inputs | Monitor external current-limiting circuits; logic '0' indicates overcurrent fault condition |
| GRST# | Global reset input | Asynchronous reset asserting all internal registers; must remain asserted until all supplies are stable |
| FREQSEL | Oscillator frequency select strap | Must be held low for standard 25 MHz crystal or 48 MHz oscillator operation |
Key Features
| Feature | Design Value |
|---|---|
| PCIe x1 Gen2 Host Interface | Enables direct attachment to modern x86/ARM host processors without bridge chips or additional protocol translation |
| Dual Independent USB 3.0 Ports | Each port supports full xHCI power management states (U0–U3), hot-plug detection, and separate enable/disable control |
| Programmable Transmitter Equalization | 16-level SWING and 16-level DE-EMPHASIS settings per port allow optimization for trace length, connector loss, and EMI compliance |
| Adaptive Receiver Equalizer | Compensates for frequency-dependent channel loss in real time; supports fully adaptive (FTC reversed) mode for robust link training |
| No External Flash Required | Default xHCI configuration stored in on-die ROM; optional serial EEPROM supports custom vendor descriptors and port mapping |
Applications
| Rack Server Host Controller | Storage Area Network (SAN) HBA |
|---|---|
Use Scenario: Embedded USB 3.0 host controller on 1U/2U server motherboard providing front-panel or internal USB expansion. IC Role / Device Role / Timing Role: PCIe-to-USB 3.0 bridge managing two independent SuperSpeed links with full xHCI power state control. Use Value: Eliminates need for discrete USB hub or legacy EHCI/OHCI controllers; reduces BOM count and improves bandwidth efficiency vs. USB 2.0-only solutions. | Use Scenario: Add-on host bus adapter card connecting enterprise SSDs or tape drives via USB 3.0 to SAN infrastructure. IC Role / Device Role / Timing Role: High-reliability USB host controller with per-port overcurrent protection and thermal-aware power sequencing. Use Value: Enables hot-swappable USB-connected storage with deterministic latency and guaranteed 400+ MB/s sustained throughput per port. |
| Desktop Motherboard USB Expansion | Industrial Embedded Host System |
Use Scenario: Supplemental USB 3.0 header on ATX motherboard delivering two additional rear-panel or internal USB 3.0 ports. IC Role / Device Role / Timing Role: xHCI-compliant host controller interfacing directly to chipset PCIe root port with minimal latency. Use Value: Provides native OS support (Windows/Linux) without proprietary drivers; supports USB Attached SCSI (UAS) for optimized storage performance. | Use Scenario: Ruggedized medical or test equipment requiring isolated, field-upgradable USB peripheral connectivity. IC Role / Device Role / Timing Role: Robust USB host controller with JTAG debug interface, GPIOs for system monitoring, and industrial-grade thermal margin (−40°C to 85°C option). Use Value: Ensures long-term supply continuity and firmware update capability via I²C (SCL/SDA) and GPIO-controlled reset sequencing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar USB 3.0 host controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| VIA Labs VL805-Q4 | PCIe x1 Gen2, 4-port USB 3.0 host controller in QFN-64; lacks integrated spread-spectrum clock generator | Supports four downstream ports but requires external 25 MHz crystal and separate spread-spectrum IC | Select when higher port count is required and board space allows external clock components |
| ASMedia ASM1083 | PCIe x1 Gen1 (2.5 GT/s) bridge with USB 2.0-only downstream ports; no SuperSpeed support | Legacy USB 2.0 host solution only; incompatible with USB 3.0 bandwidth or power management requirements | Consider only for cost-sensitive, non-SuperSpeed applications where 480 Mbps bandwidth suffices |
Compared with VL805-Q4, TUSB7320RKMT offers tighter integration (no external clock IC needed) and lower thermal footprint in 100-pin WQFN-MR, while ASM1083 lacks USB 3.0 capability entirely-making TUSB7320RKMT the sole viable choice for new dual-port SuperSpeed host designs requiring PCIe Gen2 efficiency and xHCI compliance.
Availability
TUSB7320RKMT is available at Aetrix Electronics and suitable for rack server motherboards, storage area network HBAs, and industrial embedded host systems requiring stable component supply, long lifecycle support, and qualified USB 3.0 xHCI compliance.
Supply support for TUSB7320RKMT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and connectivity solutions with leadership in industrial, automotive, and communications markets.
The TUSB73x0 product line delivers USB 3.0 xHCI host controllers optimized for server, storage, and embedded computing platforms requiring PCIe Gen2 integration, low-power idle states, and robust signal integrity across extended PCB traces.
FAQ
What is the maximum number of USB 3.0 devices supported by the TUSB7320RKMT?
The TUSB7320RKMT supports exactly two downstream USB 3.0 ports, each capable of connecting one SuperSpeed device or a USB hub. It does not support more than two concurrent SuperSpeed links. The TUSB7320RKMT datasheet confirms dual-port operation, distinguishing it from the 4-port TUSB7340 variant. Each port operates independently with full xHCI-defined power management and link training capabilities.
Does the TUSB7320RKMT require an external crystal or oscillator?
Yes, the TUSB7320RKMT requires either a 25 MHz crystal (connected between XI and XO pins with 2 MΩ feedback resistor) or a 48 MHz single-ended oscillator (driving XI only). The FREQSEL pin must be strapped low for both configurations. The TUSB7320RKMT integrates spread-spectrum clock generation but relies on this external timing source for USB and PCIe clock domain derivation.
What thermal management provisions does the TUSB7320RKMT package include?
The TUSB7320RKMT uses a 100-pin WQFN-MR (RKM) package with an exposed thermal pad (VSS) on the bottom surface. Its RθJC(bot) is 0.4 °C/W, enabling efficient conduction cooling into the PCB ground plane. Thermal design must include ≥6 thermal vias under the pad connected to an internal ground plane, per TI's SLLSE76R datasheet Section 7.4. The RθJA of 25.6 °C/W assumes standard JEDEC 2S2P test board conditions.
Can the TUSB7320RKMT operate with a 1.05 V core supply voltage?
Yes, the TUSB7320RKMT is specified to operate with a 1.05 V core supply (VDD11) within ±5% tolerance (1.045–1.155 V), as confirmed in Section 5.3 Recommended Operating Conditions. Power consumption tables list 1.05 V as the nominal core voltage, and the device draws 594 mA in active state with two SuperSpeed devices connected. Deviations beyond ±5% risk functional failure or reduced reliability.
How does the TUSB7320RKMT handle USB device overcurrent detection?
The TUSB7320RKMT provides dedicated open-drain, active-low overcurrent sense inputs (OVERCUR1# and OVERCUR2#) for each downstream port. These pins monitor external current-limiting circuits (e.g., TPS2061) and assert logic '0' when overcurrent is detected. The TUSB7320RKMT responds by disabling the affected port's power switch (PWRON1#/PWRON2#) and reporting the fault via xHCI operational registers-enabling automatic recovery or OS-level error handling without hardware reset.
TUSB7320RKMT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 100-WQFN Dual Rows, Exposed Pad
- Programmable:
- Not Verified
- Protocol:
- USB
- Function:
- Host Controller
- Interface:
- USB, PCIe
- Standards:
- USB 3.0
- Voltage - Supply:
- 1.1V, 3.3V
- Current - Supply:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 100-WQFN-MR (9x9)
- Grade:
- -
- Qualification:
- -
TUSB7320RKMT FAQ
1.How can I place an order for TUSB7320RKMT through Aetrix?
Please submit a Request for Quotation (RFQ) for TUSB7320RKMT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TUSB7320RKMT reliable?
The price and inventory of TUSB7320RKMT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TUSB7320RKMT is usually 5 days.
3.What payment methods are accepted for TUSB7320RKMT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TUSB7320RKMT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TUSB7320RKMT?
TUSB7320RKMT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TUSB7320RKMT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TUSB7320RKMT?
For technical support, including TUSB7320RKMT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TUSB7320RKMT requirements.
6.How does Aetrix verify that TUSB7320RKMT is sourced from the original manufacturer or authorized distributors?
All TUSB7320RKMT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TUSB7320RKMT meets industry standards.
7.What is the process for return or replacement of TUSB7320RKMT?
All TUSB7320RKMT units undergo pre-shipment inspection (PSI). If there is an issue with TUSB7320RKMT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TUSB7320RKMT part is unused and in its original packaging.
Return procedure for TUSB7320RKMT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TUSB7320RKMT Tags

-
PTN5150AHXMP
NXP Semiconductors

-
USB3740B-AI9-TR
Microchip Technology

-
USB3740B-AI2-TR
Microchip Technology

-
USB3300-EZK-TR
Microchip Technology

-
USB3300-EZK
Microchip Technology

-
FUSB340TMX
onsemi

-
FUSB302BMPX
onsemi

-
DP83826IRHBR
Texas Instruments

-
MCP2518FDT-E/QBB
Microchip Technology

-
FUSB302MPX
onsemi

-
MCP2518FDT-E/SL
Microchip Technology

-
FT260Q-R
FTDI, Future Technology Devices International Ltd
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

