Texas Instruments TUSB7340IRKMR
- Part No.:
- TUSB7340IRKMR
- Manufacturer:
- Texas Instruments
- Category:
- Controllers
- Package:
- 100-WQFN Dual Rows, Exposed Pad
- Datasheet:
-
TUSB7340IRKMR.pdf
- Description:
- IC HUB CONTROLLER USB 100WQFN
- Quantity:
- Payment:

- Shipping:

Inventory:6,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TUSB7340IRKMR from Texas Instruments is a USB 3.0-compliant xHCI host controller IC implementing PCIe x1 Gen2 upstream interface and supporting four independent SuperSpeed USB downstream ports with per-port power control, overcurrent detection, and adaptive equalization. It operates across 0–70°C, consumes 1.3 W at full 4-port SuperSpeed load, and targets embedded host systems requiring high-bandwidth, low-latency USB connectivity without external configuration flash.
For engineers reviewing the TUSB7340IRKMR datasheet, TUSB7340IRKMR pinout, TUSB7340IRKMR application, or TUSB7340IRKMR equivalent, this page delivers verified technical context, validated pin functions, real-world use cases in server and storage platforms, and actionable alternative selection guidance based on TI's official documentation and package-level compatibility data.
Technical Context
The TUSB7340IRKMR implements an xHCI-compliant host controller architecture with PCIe Gen2 (5 GT/s) upstream link and four fully independent USB 3.0 downstream ports, each supporting SuperSpeed (5 Gbps), high-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) signaling. Its PHY layer includes programmable transmit swing (16 settings), de-emphasis (16 levels), and adaptive receiver equalization with FTC-reversed mode as default for optimal channel loss compensation.
It integrates dual power domains (VDD11 = 1.1 V core, VDD33/VDDA_3P3 = 3.3 V I/O/analog), supports crystal (12–24 pF load) or 48 MHz oscillator input, and requires no external flash for boot-enabling rapid system integration. The device uses a 100-pin WQFN-MR (RKM) package with exposed thermal pad and supports JTAG debug, I²C configuration, and GPIO expansion.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Interface | PCIe x1 Gen2 (5 GT/s) upstream; USB 3.0 xHCI compliant |
| Downstream Ports | 4 independent USB 3.0 ports, each supporting SS/HS/FS/LS modes |
| Power Supply | VDD11 = 1.045–1.21 V (core); VDD33/VDDA_3P3 = 3.0–3.6 V (I/O/analog) |
| Thermal Resistance | RθJA = 25.6 °C/W (100-pin RKM package, JEDEC standard board) |
| Operating Temp | 0 to 70 °C (commercial grade); junction max = 105 °C |
| ESD Rating | HBM ±1500 V, CDM ±500 V - meets industrial handling requirements |
| Max Power Draw | 1303.5 mW @ 4 active SuperSpeed devices (VDD11 = 1.05 V, VDD33 = 3.3 V) |
Pinout & Package
Package: 100-pin WQFN-MR (RKM) with exposed thermal pad, 7 mm × 7 mm body, 0.5 mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PCIE_TXP / PCIE_TXN | PCIe Gen2 differential transmitter | Drives 5 GT/s upstream link; requires controlled-impedance routing (85 Ω differential) |
| PCIE_RXP / PCIE_RXN | PCIe Gen2 differential receiver | Receives 5 GT/s upstream traffic; integrated termination enables direct connection to host root complex |
| USB_SSTXP_DN1–DN4 / USB_SSRXN_DN1–DN4 | SuperSpeed TX/RX differential pairs (4 ports) | Each port has dedicated SSTX/SSRX lanes; polarity swap allowed per port for layout flexibility |
| PWRON1#–PWRON4# | Active-low port power enable outputs | Directly drive external USB power switches; internal pull-down; configurable polarity via register |
| OVERCUR1#–OVERCUR4# | Active-low overcurrent sense inputs | Monitor downstream port current faults; logic-low = overcurrent detected |
| GRST# | Global reset input | Asynchronous reset asserting all internal registers; must be held until all supplies and 48 MHz clock are stable |
| FREQSEL | Oscillator frequency strapping | Must be low for standard 48 MHz reference; sets PLL multiplier for clock synthesis |
| SCL / SDA | I²C configuration interface | Used for EEPROM-based custom configuration or runtime parameter tuning; pulled down if unused |
Key Features
| Feature | Design Value |
|---|---|
| Per-port PHY control | Independent transmit swing (16-step), de-emphasis (16-level), and equalizer mode (FTC-reversed default) per downstream port |
| No external flash required | Boot-ready from power-on with factory-default xHCI configuration; optional serial EEPROM for custom vendor IDs or port mapping |
| Adaptive receiver equalization | Compensates up to 20 dB channel loss at 2.5 GHz; algorithmically adjusts zero position and gain using received data patterns |
| Integrated spread-spectrum clocking | Reduces EMI emissions by modulating PCIe REFCLK; eliminates need for external spread-spectrum oscillator |
| Robust power management | Four hardware power states (D0–D3cold); per-port suspend/resume; supports OS-directed USB selective suspend |
Applications
| Rack Server Host Controller | Storage Area Network (SAN) Card |
|---|---|
Use Scenario: Embedded USB 3.0 host controller on 1U/2U server motherboard enabling front-panel or riser-mounted USB peripherals (e.g., BMC debug interfaces, NVMe enclosure management). IC Role / Device Role / Timing Role: xHCI-compliant PCIe endpoint providing four independent USB 3.0 ports with full protocol stack offload and DMA engine. Use Value: Eliminates software-based USB host stack overhead; enables hot-plug, bandwidth aggregation, and low-latency device enumeration critical for remote management. | Use Scenario: Add-in HBA card connecting multiple USB 3.0 storage enclosures (JBODs) to enterprise SAN infrastructure for backup or tiered storage. IC Role / Device Role / Timing Role: High-throughput USB host controller interfacing PCIe Gen2 bus to four concurrent SuperSpeed storage devices with per-port power sequencing. Use Value: Delivers sustained 4× 400 MB/s aggregate throughput; supports UASP protocol acceleration and TRIM passthrough for SSDs. |
| Desktop Motherboard Expansion | Industrial Embedded Host |
Use Scenario: Standalone USB 3.0 expansion controller on ATX motherboard adding rear-panel USB 3.0 ports beyond chipset limits. IC Role / Device Role / Timing Role: PCIe-to-USB bridge with native xHCI compliance, replacing legacy EHCI/OHCI controllers and enabling Windows/macOS native driver support. Use Value: Enables plug-and-play compatibility with USB 3.0 peripherals without BIOS or driver updates; supports simultaneous high-bandwidth video capture and mass storage. | Use Scenario: Ruggedized medical imaging system requiring reliable USB 3.0 connectivity to DICOM printers, external SSDs, and diagnostic probes in fanless enclosure. IC Role / Device Role / Timing Role: Industrial-grade USB host controller operating at 0–70°C with robust ESD protection (±1500 V HBM) and thermal-aware power gating. Use Value: Ensures deterministic enumeration timing and error-free bulk transfers under electromagnetic noise; supports wake-from-D3cold via AUX_DET signal. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar USB 3.0 host controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ASM1083 | PCIe 2.0 x1 bridge only; requires external USB 3.0 hub/controller; no integrated xHCI | Needs companion USB 3.0 controller IC and additional layout space; higher BOM cost and latency | Select only when existing design uses discrete PCIe bridge + USB controller architecture and cannot adopt integrated xHCI solution. |
| TUSB7320IRKMR | Pin-compatible 2-port variant in same RKM package; identical PCIe interface, power rails, and register map | Lower port count reduces power draw (810 mW vs. 1303 mW) but halves downstream connectivity capacity | Choose when system requires only two USB 3.0 ports and thermal/power budget is constrained; drop-in replacement with no PCB change. |
Compared with ASM1083, TUSB7340IRKMR integrates full xHCI functionality and PHY, eliminating external components and reducing latency; compared with TUSB7320IRKMR, it doubles port count while maintaining identical footprint and software compatibility-making it the optimal choice for scalable, high-density USB host designs.
Availability
TUSB7340IRKMR is available at Aetrix Electronics and suitable for rack servers, SAN HBAs, and desktop motherboards requiring stable component supply, long-term industrial availability, and full USB 3.0 xHCI compliance.
Supply support for TUSB7340IRKMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity solutions with decades of USB controller IP heritage.
The TUSB73x0 product line was designed specifically for PCIe-based USB 3.0 host applications in computing, storage, and industrial systems-emphasizing integration, low-power operation, and xHCI specification compliance without external firmware dependencies.
FAQ
What is the PCIe interface specification supported by the TUSB7340IRKMR?
The TUSB7340IRKMR supports a PCIe x1 Gen2 interface operating at 5 GT/s, compliant with PCI Express Base Specification Revision 2.0. It functions as a standard PCIe endpoint device with full configuration space, MSI-X interrupt support, and memory-mapped xHCI register access. This interface enables seamless integration into host systems without requiring custom PCIe logic or glue logic.
Does the TUSB7340IRKMR require an external serial EEPROM to operate?
No, the TUSB7340IRKMR does not require an external serial EEPROM to operate. It boots with factory-default xHCI configuration including vendor/device ID, port count, and basic descriptor tables. An optional EEPROM may be used for custom configuration such as modified vendor strings, port disablement, or non-standard power-up behavior-but it is not mandatory for functional operation.
How many USB 3.0 downstream ports does the TUSB7340IRKMR support, and are they electrically independent?
The TUSB7340IRKMR supports four fully independent USB 3.0 downstream ports. Each port features dedicated SuperSpeed TX/RX differential pairs, per-port power control (PWRON#), overcurrent detection (OVERCUR#), and independent PHY configuration registers. Electrical isolation between ports ensures that fault conditions or cable impedance mismatches on one port do not affect others.
What is the thermal performance of the TUSB7340IRKMR in its RKM package?
The TUSB7340IRKMR in the 100-pin WQFN-MR (RKM) package has a junction-to-ambient thermal resistance (RθJA) of 25.6 °C/W under JEDEC standard test conditions. With a maximum junction temperature of 105 °C and ambient up to 70 °C, it sustains continuous 4-port SuperSpeed operation (1303.5 mW) with appropriate PCB copper area and thermal vias beneath the exposed pad.
Can the TUSB7340IRKMR support USB 2.0 and USB 1.1 devices alongside USB 3.0?
Yes, the TUSB7340IRKMR natively supports USB 2.0 high-speed (480 Mbps), USB 1.1 full-speed (12 Mbps), and low-speed (1.5 Mbps) devices on all four downstream ports. Its integrated dual-mode PHY automatically negotiates speed and routes traffic through the appropriate internal paths-maintaining full xHCI compliance and enabling mixed-speed topologies without external hub logic.
TUSB7340IRKMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 100-WQFN Dual Rows, Exposed Pad
- Programmable:
- Not Verified
- Protocol:
- USB
- Function:
- Host Controller
- Interface:
- USB, PCIe
- Standards:
- USB 3.0
- Voltage - Supply:
- 1.1V, 3.3V
- Current - Supply:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 100-WQFN-MR (9x9)
- Grade:
- -
- Qualification:
- -
TUSB7340IRKMR FAQ
1.How can I place an order for TUSB7340IRKMR through Aetrix?
Please submit a Request for Quotation (RFQ) for TUSB7340IRKMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TUSB7340IRKMR reliable?
The price and inventory of TUSB7340IRKMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TUSB7340IRKMR is usually 5 days.
3.What payment methods are accepted for TUSB7340IRKMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TUSB7340IRKMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TUSB7340IRKMR?
TUSB7340IRKMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TUSB7340IRKMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TUSB7340IRKMR?
For technical support, including TUSB7340IRKMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TUSB7340IRKMR requirements.
6.How does Aetrix verify that TUSB7340IRKMR is sourced from the original manufacturer or authorized distributors?
All TUSB7340IRKMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TUSB7340IRKMR meets industry standards.
7.What is the process for return or replacement of TUSB7340IRKMR?
All TUSB7340IRKMR units undergo pre-shipment inspection (PSI). If there is an issue with TUSB7340IRKMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TUSB7340IRKMR part is unused and in its original packaging.
Return procedure for TUSB7340IRKMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TUSB7340IRKMR Tags

-
PTN5150AHXMP
NXP Semiconductors

-
USB3740B-AI9-TR
Microchip Technology

-
USB3740B-AI2-TR
Microchip Technology

-
USB3300-EZK-TR
Microchip Technology

-
USB3300-EZK
Microchip Technology

-
FUSB340TMX
onsemi

-
FUSB302BMPX
onsemi

-
DP83826IRHBR
Texas Instruments

-
MCP2518FDT-E/QBB
Microchip Technology

-
FUSB302MPX
onsemi

-
MCP2518FDT-E/SL
Microchip Technology

-
FT260Q-R
FTDI, Future Technology Devices International Ltd
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

