Texas Instruments TVP9900PFP
- Part No.:
- TVP9900PFP
- Manufacturer:
- Texas Instruments
- Category:
- Video Processing
- Package:
- 80-TQFP Exposed Pad
- Datasheet:
-
TVP9900PFP.pdf
- Description:
- IC VIDEO VSB/QAM RCVR 80HTQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,444
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TVP9900PFP from Texas Instruments is a single-chip VSB/QAM digital TV front-end IC for ATSC and ITU-T J.83B reception, integrating 10-bit ADC, programmable gain amplifier, VSB & QAM demodulators, ATSC/ITU-T FEC engines, and MPEG-2 transport stream output. It supports direct 44-MHz IF sampling, eliminates external downconverters, and delivers BER/SNR monitoring in 80-pin TQFP for terrestrial/cable DTV receivers.
For engineers reviewing the TVP9900PFP datasheet, TVP9900PFP pinout, TVP9900PFP application, or TVP9900PFP equivalent, key selection criteria include IF input compatibility (differential 44-MHz), dual-standard demodulation (ATSC 8-VSB + ITU-J.83B 64/256-QAM), integrated AGC DAC output (AGCOUT), CEA-909 antenna control interface, and parallel/serial MPEG-2 transport stream formatting with DERROR flag.
Technical Context
The TVP9900PFP implements an all-digital demodulator architecture with decision-directed carrier recovery, pilot tracking loop with lock status indicator, and adaptive decision-feedback equalizer covering echo profiles per ATSC A.74. Its timing recovery is fully digital and does not require external VCXO or clock recovery components.
Functional blocks include integrated de-interleaver RAM, NTSC co-channel rejection filter, adjacent channel filter, and sigma-delta AGC DAC output (AGCOUT). The device supports both 25-MHz crystal and 4-MHz clock inputs, with DIVINSEL selecting PLL VCO divider default based on clock source.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Demodulation Standards | ATSC 8-VSB compliant; ITU-T J.83B 64/256-QAM compliant - enables single-chip support for North American terrestrial broadcast and cable TV systems. |
| IF Input | Differential 44-MHz center frequency, 1 Vpp max input range - allows direct sampling without external downconversion stage. |
| ADC Resolution | Integrated 10-bit high-speed ADC - provides sufficient dynamic range for VSB/QAM signal digitization at IF. |
| FEC Support | ATSC forward error correction + ITU-T Annex B FEC - includes trellis decoding, Reed-Solomon, de-interleaving, and MPEG deframing for robust error correction. |
| MPEG-2 Output Interface | Parallel (8-bit DATAOUT[7:0]) or serial (SERDATA0) transport stream with BYTE_START, PACCLK, DCLK, and DERROR - enables flexible connection to host SoC or decoder ASIC. |
| Control Interfaces | I²C host interface (I2CSCL/I2CSDA), tuner I²C interface (TUNSCL/TUNSDA), and CEA-909 antenna control (ANTCNTLIO) - supports full system integration with tuners and smart antennas. |
| Power Supply | Dual-domain supply: 1.5-V digital (DVDD_1_5), 3.3-V IO (IOVDD_3_3), 3.3-V analog (AVDD_3_3), 1.5-V analog (AVDD_1_5), and dedicated PLL supply (AVDD_PLL_1_5) - ensures noise isolation between analog/digital sections. |
Pinout & Package
Package: 80-pin TQFP PowerPAD™ with exposed thermal pad (RoHS-compliant, lead-free).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AIFIN_P / AIFIN_N (pins 3,4) | Analog IF differential input | Accepts 44-MHz IF signal directly; enables elimination of external SAW filter beyond one required stage. |
| AGCOUT (pin 28) | Delta-sigma DAC output | Drives external tuner AGC loop; replaces discrete DAC and reduces BOM count. |
| ANTCNTLIO (pin 29) | CEA-909 smart antenna bidirectional interface | Enables communication with active antennas using single-wire protocol per EIA/CEA-909 standard. |
| DATAOUT[7:0] / DCLK / BYTE_START / PACCLK / DERROR (pins 41–42,45–46,40) | MPEG-2 transport stream interface | Delivers standardized TS packets with framing, clocking, and error indication for downstream MPEG decoders. |
| I2CSCL / I2CSDA / I2CA0 (pins 35,34,38) | Host I²C control interface | Configures demodulator registers, reads status (FEC, AGC, timing recovery), and manages firmware via 7-bit address (0xB8h/0xBAh). |
| XTALIN / XTALOUT / XTALREF (pins 13,11,12) | 25-MHz crystal oscillator interface | Supports crystal-based clock generation; also accepts 4-MHz or 25-MHz external clock with level constraints. |
Key Features
| Feature | Design Value |
|---|---|
| Direct 44-MHz IF sampling | Removes need for external image-reject mixer and IF downconverter, reducing system cost and board area. |
| All-digital timing/carrier recovery | Eliminates external VCXO, clock recovery IC, and analog carrier recovery loop components. |
| Integrated NTSC co-channel rejection filter | Enables operation in environments with legacy NTSC interference without additional analog filtering. |
| Pilot tracking loop with lock status indicator | Provides real-time demodulator synchronization status via register bit, simplifying signal quality monitoring. |
| Superior multipath performance per ATSC A.74 | Decision-feedback equalizer covers echo profiles up to 15.5 µs, meeting U.S. terrestrial broadcast requirements. |
| Power-down mode (PWRDWN pin) | Reduces power consumption during standby or channel scan, supporting energy-efficient DTV designs. |
Applications
| DTV Set-Top Box | Cable Modem Terminal System (CMTS) Edge QAM |
|---|---|
|
Use Scenario: Integrated ATSC/VSB and QAM reception in consumer-grade set-top boxes for over-the-air and hybrid fiber-coax networks. IC Role / Device Role / Timing Role: Primary DTV front-end SoC performing IF digitization, demodulation, FEC, and MPEG-2 TS formatting. Use Value: Single-chip solution reduces BOM cost and PCB footprint versus discrete demodulator + FEC + interface IC combinations. |
Use Scenario: Downstream QAM channel processing in CMTS edge devices requiring ITU-J.83B 64/256-QAM demodulation and transport stream regeneration. IC Role / Device Role / Timing Role: QAM demodulator and FEC engine generating clean MPEG-2 TS for DOCSIS downstream path. Use Value: Supports legacy cable infrastructure with standardized QAM output timing (DCLK, BYTE_START) and error flagging (DERROR). |
| Terrestrial Broadcast Receiver | Smart Antenna Integration Platform |
|
Use Scenario: Indoor/outdoor ATSC receivers deployed in fringe coverage areas where multipath and NTSC interference are common. IC Role / Device Role / Timing Role: VSB demodulator with built-in NTSC rejection filter and adaptive equalizer for robust signal acquisition. Use Value: Meets ATSC A.74 echo profile requirements and provides SNR/BER monitoring for automatic signal quality adaptation. |
Use Scenario: Active antenna systems using EIA/CEA-909 protocol for directional beam steering and impedance matching. IC Role / Device Role / Timing Role: CEA-909 controller interfacing via ANTCTLIO and GPIO1 for antenna interrogation and data exchange. Use Value: Eliminates separate antenna controller IC; enables bidirectional smart antenna control with minimal pin count. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar VSB/QAM receiver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STV0297D | Single-standard (QAM-only) demodulator; no ATSC VSB support; requires external ADC and AGC DAC. | Limited to cable-only deployments; cannot replace TVP9900PFP in ATSC terrestrial applications. | Select only when QAM-only functionality suffices and system-level ADC/AGC are already present. |
| Si2168-B30 | Modern silicon tuner + demodulator combo; supports DVB-C/T2 but lacks ATSC VSB and CEA-909 interface. | Targets global DVB markets; incompatible with North American ATSC broadcast and smart antenna standards. | Not suitable as functional alternative due to missing ATSC compliance and antenna control capability. |
Compared with STV0297D and Si2168-B30, the TVP9900PFP uniquely integrates ATSC 8-VSB + ITU-J.83B QAM demodulation, on-chip 10-bit ADC, AGC DAC output, and CEA-909 antenna interface - making it the only drop-in solution for legacy North American DTV front-end designs requiring full standard compliance and smart antenna support.
Availability
TVP9900PFP is available at Aetrix Electronics and suitable for DTV set-top boxes, terrestrial broadcast receivers, cable edge QAM modulators, and smart antenna platforms requiring stable component supply across long-lifecycle consumer electronics programs.
Supply support for TVP9900PFP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and connectivity technologies, with decades of leadership in broadcast and communications ICs.
The TVP9900PFP belongs to TI's digital TV front-end product line, designed specifically for cost-sensitive, high-volume ATSC and cable TV receiver applications requiring integrated demodulation, FEC, and transport stream interfacing.
FAQ
What modulation standards does the TVP9900PFP support?
The TVP9900PFP supports ATSC 8-VSB demodulation compliant with the U.S. terrestrial broadcast standard and ITU-T J.83B 64/256-QAM demodulation compliant with North American cable TV systems. It does not support DVB-T, DVB-C, or ISDB-T standards. Both demodulation paths share the same analog front end and FEC engines, enabling dual-standard operation within a single chip.
Does the TVP9900PFP require an external crystal or clock source?
Yes, the TVP9900PFP requires either a 25-MHz crystal connected to XTALIN/XTALOUT or a 4-MHz/25-MHz external clock applied to XTALIN. The DIVINSEL pin configures the PLL VCO divider default based on the selected clock source. No internal oscillator is present - clock generation is fully dependent on this external timing reference.
How does the TVP9900PFP handle multipath interference in ATSC reception?
The TVP9900PFP uses a decision-feedback equalizer (DFE) optimized for ATSC A.74 echo profiles, supporting delay spreads up to 15.5 µs. Combined with pilot tracking and all-digital timing recovery, it maintains robust lock and low BER under severe multipath conditions typical of urban terrestrial reception - a key requirement validated in its original design for U.S. broadcast environments.
Can the TVP9900PFP interface directly with a smart antenna?
Yes, the TVP9900PFP includes a dedicated CEA-909-compliant antenna control interface via ANTCTLIO (pin 29) and GPIO1 (pin 71), enabling bidirectional communication with EIA/CEA-909 smart antennas for direction sensing, impedance tuning, and signal optimization - eliminating the need for an external antenna controller IC.
What output formats does the TVP9900PFP provide for the MPEG-2 transport stream?
The TVP9900PFP provides both parallel and serial MPEG-2 transport stream outputs. Parallel mode uses 8-bit DATAOUT[7:0] with BYTE_START, PACCLK, DCLK, and DERROR signals. Serial mode repurposes DATAOUT7 as SERDATA0 with the same clocking signals. Both modes include packet-level error indication via the active-high DERROR pin.
TVP9900PFP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 80-TQFP Exposed Pad
- Packaging:
- Tube
- Product Status:
- Discontinued at Digi-Key
- Function:
- Receiver
- Applications:
- Consumer Video
- Standards:
- CEA-909, ITU-J.83B, NTSC
- Control Interface:
- GPIO, I2C, Serial
- Voltage - Supply:
- 1.35V ~ 1.65V, 3.0V ~ 3.6V
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 80-HTQFP (12x12)
TVP9900PFP FAQ
1.How can I place an order for TVP9900PFP through Aetrix?
Please submit a Request for Quotation (RFQ) for TVP9900PFP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TVP9900PFP reliable?
The price and inventory of TVP9900PFP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TVP9900PFP is usually 5 days.
3.What payment methods are accepted for TVP9900PFP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TVP9900PFP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TVP9900PFP?
TVP9900PFP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TVP9900PFP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TVP9900PFP?
For technical support, including TVP9900PFP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TVP9900PFP requirements.
6.How does Aetrix verify that TVP9900PFP is sourced from the original manufacturer or authorized distributors?
All TVP9900PFP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TVP9900PFP meets industry standards.
7.What is the process for return or replacement of TVP9900PFP?
All TVP9900PFP units undergo pre-shipment inspection (PSI). If there is an issue with TVP9900PFP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TVP9900PFP part is unused and in its original packaging.
Return procedure for TVP9900PFP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TVP9900PFP Tags

-
HDMI2C1-6C1
STMicroelectronics

-
ADA4430-1YKSZ-R7
Analog Devices Inc.

-
LM1881MX/NOPB
Texas Instruments

-
SN75DP130SSRGZR
Texas Instruments

-
EQCO30T5.2
Microchip Technology
-
LMH1980MM/NOPB
Texas Instruments

-
EQCO30R5.D
Microchip Technology

-
SII9022ACNU
Lattice Semiconductor Corporation

-
SN65DP159RGZR
Texas Instruments

-
SN65DP159RSBR
Texas Instruments

-
SN65DP141RLJR
Texas Instruments

-
LMH0303SQ/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

