Texas Instruments TXS0102DCTTG4
- Part No.:
- TXS0102DCTTG4
- Manufacturer:
- Texas Instruments
- Category:
- Translators, Level Shifters
- Package:
- Datasheet:
-
TXS0102DCTTG4.pdf
- Description:
- IC TRANSLATOR BIDIRECTIONAL SM8
- Quantity:
- Payment:

- Shipping:

Inventory:1,044
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TXS0102DCTTG4 from Texas Instruments is a 2-bit bidirectional voltage-level translator for mixed-voltage I/O interfacing, supporting 1.65V–3.6V on A-port and 2.3V–5.5V on B-port with no direction-control signal required. It delivers up to 24Mbps push-pull and 2Mbps open-drain data rates, features integrated 10kΩ pull-ups per I/O, and enables I²C/SMBus and GPIO level translation between 1.8V/2.5V/3.3V and 5V domains.
For engineers reviewing the TXS0102DCTTG4 datasheet, TXS0102DCTTG4 pinout, TXS0102DCTTG4 application, or TXS0102DCTTG4 equivalent, key selection criteria include VCCA ≤ VCCB compliance, OE-controlled high-impedance state during power sequencing, VCC isolation behavior, latch-up immunity (>100mA), and ESD robustness (±8kV HBM on B-port).
Technical Context
The TXS0102DCTTG4 employs auto-direction-sensing pass-gate architecture with edge-rate accelerator (one-shot) circuitry per channel, eliminating need for external direction control. Its N-channel topology sets gate bias ~1 VT above the lower supply rail, enabling seamless bidirectional translation without signal arbitration logic.
Each I/O includes integrated 10kΩ pull-up resistors referenced to its local supply (VCCA for A-port, VCCB for B-port), and the OE input-referenced to VCCA-controls global high-impedance mode. The device supports partial-power-down via Ioff and requires no power-supply sequencing due to independent VCCA/VCCB ramping tolerance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCCA Range | 1.65V to 3.6V - defines minimum logic compatibility with 1.8V/2.5V/3.3V systems; must be ≤ VCCB. |
| VCCB Range | 2.3V to 5.5V - enables direct interface to 3.3V/5V peripherals without external level-shifting components. |
| Max Data Rate | 24Mbps (push-pull), 2Mbps (open-drain) - determines real-time throughput in I²C clock stretching or UART burst modes. |
| Propagation Delay | 1.3ns–7.5ns (tPHL/tPLH, depending on VCCA/VCCB and drive type) - impacts timing margin in high-speed digital interfaces. |
| ESD Rating (B-port) | ±8kV HBM - ensures robustness against handling-induced discharge in industrial or field-deployed systems. |
| Output Enable (OE) | Active-high, VCCA-referenced - allows synchronous system-level shutdown and reduces quiescent current to <2.4µA. |
| Thermal Resistance (RθJA) | 168.5°C/W (DCT package) - informs derating requirements under sustained 24Mbps operation at 85°C ambient. |
Pinout & Package
TXS0102DCTTG4 uses the DCT (SSOP-8) package: 2.95mm × 4mm body, 0.65mm pitch, surface-mount, moisture-sensitive level 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1 | I/O A-port channel 1 | Bidirectional data line referenced to VCCA; auto-senses direction; includes internal 10kΩ pull-up to VCCA. |
| A2 | I/O A-port channel 2 | Independent second bidirectional channel with identical A-port characteristics and pull-up. |
| B1 | I/O B-port channel 1 | Bidirectional data line referenced to VCCB; auto-senses direction; includes internal 10kΩ pull-up to VCCB. |
| B2 | I/O B-port channel 2 | Independent second B-port channel with identical characteristics and pull-up. |
| GND | Ground reference | Common return path for both supply domains; required for proper pass-gate bias and ESD protection. |
| OE | Output enable input | Active-high control referenced to VCCA; pulls all I/Os into high-impedance when low; enables safe power sequencing. |
| VCCA | A-port supply | Power rail for A-side logic (1.65V–3.6V); supplies OE logic and A-port pull-ups; must be ≤ VCCB. |
| VCCB | B-port supply | Power rail for B-side logic (2.3V–5.5V); supplies B-port pull-ups and pass-gate bias; enables 5V interface capability. |
Key Features
| Feature | Design Value |
|---|---|
| No direction-control signal | Eliminates MCU GPIO overhead and PCB routing complexity for bidirectional buses like I²C. |
| VCC isolation | Both ports enter high-impedance if either VCCA or VCCB = GND - prevents back-powering and bus contention during partial power-down. |
| Integrated 10kΩ pull-ups | Removes need for four external resistors in open-drain applications (e.g., I²C), reducing BOM count and layout area. |
| Edge-rate acceleration | One-shot circuitry reduces rise time by bypassing internal pull-ups for ~30ns during low-to-high transitions, sustaining 24Mbps push-pull performance. |
| Ioff support | Enables partial-power-down mode with leakage <±2µA per port when VCC = 0V - critical for battery-backed systems. |
Applications
| I²C Bus Translation | UART Level Shifting |
|---|---|
|
Use Scenario: Interfacing a 3.3V microcontroller I²C master to a 5V sensor slave in an industrial monitoring node. IC Role / Device Role / Timing Role: Bidirectional voltage translator enabling SDA/SCL signal compatibility without clock stretching penalties or external direction logic. Use Value: Maintains full I²C specification compliance (400kHz fast-mode) while eliminating discrete MOSFET translators and associated timing calibration. |
Use Scenario: Connecting a 1.8V SoC UART TX/RX to a 3.3V RS-232 transceiver in a portable medical device. IC Role / Device Role / Timing Role: Asymmetric level shifter translating logic-high thresholds across non-overlapping voltage domains with sub-10ns propagation delay. Use Value: Enables reliable full-duplex UART communication at 2Mbps without signal inversion or additional buffering stages. |
| GPIO Expansion Interface | Hot-Swappable Module Communication |
|
Use Scenario: Extending GPIOs from a 2.5V FPGA to control 5V relays and optocouplers in factory automation PLC modules. IC Role / Device Role / Timing Role: Two-channel bidirectional translator providing isolated, OE-gated control lines with VCCB-powered drive strength. Use Value: Delivers 5V-compatible output swing and ±50mA continuous drive per I/O while preserving FPGA-side logic integrity. |
Use Scenario: Enabling hot-plug detection and configuration exchange between a 3.3V baseboard controller and 5V mezzanine cards in telecom equipment. IC Role / Device Role / Timing Role: Isolation-aware translator asserting high-impedance on both ports during VCCB ramp-up or fault conditions. Use Value: Prevents backfeeding and bus lock-up during card insertion/removal, satisfying IEC 61000-4-2 Level 4 ESD immunity requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bidirectional voltage translation applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TXS0108E | 8-channel version with identical architecture, same VCCA/VCCB ranges, and 24Mbps push-pull rate; larger SSOP-20 package. | Suitable for multi-line buses (e.g., parallel GPIO, memory expansion) where 2-channel density is insufficient. | Select TXS0108E when scaling beyond two signals; verify PCB space and thermal budget for higher channel count. |
| PCA9306 | 2-channel translator with lower max data rate (1.2Mbps open-drain, 10Mbps push-pull), no integrated pull-ups, and narrower VCCB range (2.25V–5.5V). | Targeted at cost-sensitive I²C-only designs where 24Mbps is unnecessary and external pull-ups are acceptable. | Choose PCA9306 only for legacy I²C systems below 400kHz; TXS0102DCTTG4 provides superior speed, integration, and ESD robustness. |
Compared with TXS0102DCTTG4, TXS0108E offers scalability at the cost of board area and power, while PCA9306 trades performance and integration for lower unit cost-making TXS0102DCTTG4 optimal for new designs requiring compact, high-speed, self-contained bidirectional translation.
Availability
TXS0102DCTTG4 is available at Aetrix Electronics and suitable for industrial automation, medical diagnostics, and telecom infrastructure requiring stable component supply, long-term lifecycle assurance, and guaranteed traceability.
Supply support for TXS0102DCTTG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with over 50 years of innovation in precision analog and interface solutions.
The TXS0102DCTTG4 belongs to TI's Switch-type voltage translator family, engineered specifically for zero-latency, directionless level shifting in mixed-voltage digital systems-targeting I²C, SMBus, and GPIO applications where reliability and integration are critical.
FAQ
What is the maximum allowable voltage difference between VCCA and VCCB for reliable operation of TXS0102DCTTG4?
The TXS0102DCTTG4 requires VCCA ≤ VCCB at all times, with absolute limits of VCCA ≤ 3.6V and VCCB ≤ 5.5V. For example, VCCA = 3.3V and VCCB = 5.0V is valid, but VCCA = 3.6V and VCCB = 3.3V violates the constraint and may cause malfunction. This condition ensures correct gate-biasing of the internal pass transistors in the TXS0102DCTTG4.
Can TXS0102DCTTG4 translate signals between 1.8V and 5V without external components?
Yes. TXS0102DCTTG4 supports 1.8V on A-port (within 1.65V–3.6V) and 5V on B-port (within 2.3V–5.5V) simultaneously, with integrated 10kΩ pull-ups on both sides. No external resistors, direction logic, or level-shifting ICs are needed-enabling direct 1.8V↔5V translation in I²C or GPIO applications using only the TXS0102DCTTG4.
How does the OE pin behave during power-up, and what is the recommended tie-off for safe initialization?
The OE pin is active-high and referenced to VCCA. To ensure TXS0102DCTTG4 starts in high-impedance state during power-up, tie OE to GND via a pulldown resistor (e.g., 10kΩ). This prevents bus contention before VCCA stabilizes. The TXS0102DCTTG4 datasheet specifies that OE must be held low until both supplies are valid and stable.
Does TXS0102DCTTG4 support open-drain and push-pull topologies on the same I/O pair?
Yes. TXS0102DCTTG4 natively supports both: it translates open-drain signals (e.g., I²C) at up to 2Mbps and push-pull CMOS signals at up to 24Mbps. The internal architecture automatically adapts-using integrated pull-ups for open-drain and pass-gate conduction for push-pull-without configuration. This dual-mode capability is intrinsic to the TXS0102DCTTG4 design.
What thermal derating applies to TXS0102DCTTG4 in the DCT package at 85°C ambient?
In the DCT (SSOP-8) package, TXS0102DCTTG4 has RθJA = 168.5°C/W. At 85°C ambient and 24Mbps operation, junction temperature rise is ~2.8°C per mW of dissipation. With typical ICCA + ICCB ≈ 14.4µA and dynamic switching, total power remains well below 1mW-so no derating is required. Full-rated performance is maintained up to 85°C for TXS0102DCTTG4.
TXS0102DCTTG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Translator Type:
- Voltage Level
- Channel Type:
- Bidirectional
- Number of Circuits:
- 1
- Channels per Circuit:
- 2
- Voltage - VCCA:
- 1.65 V ~ 3.6 V
- Voltage - VCCB:
- 2.3 V ~ 5.5 V
- Input Signal:
- -
- Output Signal:
- -
- Output Type:
- Open Drain, Push-Pull
- Data Rate:
- 24Mbps
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Features:
- Auto-Direction Sensing
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-LSSOP, 8-MSOP (0.110", 2.80mm Width)
TXS0102DCTTG4 FAQ
1.How can I place an order for TXS0102DCTTG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for TXS0102DCTTG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TXS0102DCTTG4 reliable?
The price and inventory of TXS0102DCTTG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TXS0102DCTTG4 is usually 5 days.
3.What payment methods are accepted for TXS0102DCTTG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TXS0102DCTTG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TXS0102DCTTG4?
TXS0102DCTTG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TXS0102DCTTG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TXS0102DCTTG4?
For technical support, including TXS0102DCTTG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TXS0102DCTTG4 requirements.
6.How does Aetrix verify that TXS0102DCTTG4 is sourced from the original manufacturer or authorized distributors?
All TXS0102DCTTG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TXS0102DCTTG4 meets industry standards.
7.What is the process for return or replacement of TXS0102DCTTG4?
All TXS0102DCTTG4 units undergo pre-shipment inspection (PSI). If there is an issue with TXS0102DCTTG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TXS0102DCTTG4 part is unused and in its original packaging.
Return procedure for TXS0102DCTTG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TXS0102DCTTG4 Tags

-
74LVC1T45GW,125
Nexperia USA Inc.
-
74LVCH2T45DC,125
Nexperia USA Inc.

-
SN74LVC1T45DBVR
Texas Instruments

-
SN74LVC1T45DRLR
Texas Instruments

-
SN74LVC1T45DPKR
Texas Instruments

-
SN74LVC2T45DCTR
Texas Instruments

-
74LVC2T45GT,115
Nexperia USA Inc.

-
SN74LVC1T45YZPR
Texas Instruments

-
LSF0102DCUR
Texas Instruments

-
SN74LVC1T45DCKR
Texas Instruments

-
TXS0102DCTR
Texas Instruments

-
FXLP34P5X
onsemi
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
