Texas Instruments TXS0102VDCTR
- Part No.:
- TXS0102VDCTR
- Manufacturer:
- Texas Instruments
- Category:
- Translators, Level Shifters
- Package:
- Datasheet:
-
TXS0102VDCTR.pdf
- Description:
- TWO-BIT BIDIRECTIONAL LEVEL SHIF
- Quantity:
- Payment:

- Shipping:

Inventory:2,880
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TXS0102VDCTR from Texas Instruments is a 2-bit bidirectional voltage-level translator optimized for open-drain and push-pull logic interfaces, supporting 1.65V–3.6V on A-port and 2.3V–5.5V on B-port with no direction-control signal required, 24 Mbps push-pull data rate, and integrated 10 kΩ pull-up resistors per I/O. It enables interoperability between 1.8V/2.5V/3.3V and 5V I²C, SMBus, and GPIO subsystems.
For engineers reviewing the TXS0102VDCTR datasheet, TXS0102VDCTR pinout, TXS0102VDCTR application, or TXS0102VDCTR equivalent, this page delivers verified electrical parameters, validated package mapping (SSOP-8), confirmed bidirectional auto-sensing architecture, real-world timing constraints (e.g., 30 ns one-shot acceleration), and precise OE-controlled high-impedance behavior - all critical for mixed-voltage system integration and I²C bus extension.
Technical Context
The TXS0102VDCTR implements a pass-gate architecture with edge-rate accelerator (one-shot) circuitry per channel to boost rising-edge slew rates without external components. Its auto-direction sensing eliminates need for control signals by dynamically configuring each I/O as input or output based on voltage differential across ports.
Each A-port I/O includes a 10 kΩ pull-up to VCCA; each B-port I/O includes a 10 kΩ pull-up to VCCB. The OE input (referenced to VCCA) places all I/Os in high-impedance state when low, enabling power-down sequencing independence and VCC isolation - if either VCCA or VCCB = GND, both ports enter Hi-Z.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| A-port voltage range | 1.65V to 3.6V - supports 1.8V/2.5V/3.3V logic domains while tracking VCCA supply |
| B-port voltage range | 2.3V to 5.5V - enables interface to 3.3V/5V systems with VCCA ≤ VCCB constraint |
| Max data rate (push-pull) | 24 Mbps - achieved with <50 Ω external driver impedance and ≤15 pF load |
| Max data rate (open-drain) | 2 Mbps - compatible with standard I²C/SMBus timing budgets and 10 kΩ internal pull-ups |
| Propagation delay (A→B, 3.3V→5V) | 2.4–3.1 ns - ensures sub-nanosecond skew (<1 ns) across channels for synchronized translation |
| ESD rating (B-port HBM) | ±5000 V - exceeds JEDEC JS-001 for robustness in industrial and connector-exposed applications |
| OE enable/disable time | 200 ns / 250 ns - defines minimum interval before valid data transfer after OE assertion/deassertion |
Pinout & Package
TXS0102VDCTR is housed in an 8-pin SSOP (DCT) package measuring 2.95 mm × 4 mm, with gull-wing leads and 0.65 mm pitch. This RoHS-compliant surface-mount package supports automated assembly and thermal performance of RθJA = 168.5°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1 | I/O referenced to VCCA | Bit 1 of low-voltage side; auto-senses direction, supports 1.65V–3.6V logic |
| A2 | I/O referenced to VCCA | Bit 2 of low-voltage side; independent channel with identical voltage and timing specs as A1 |
| B1 | I/O referenced to VCCB | Bit 1 of high-voltage side; handles 2.3V–5.5V logic, includes 10 kΩ internal pull-up to VCCB |
| B2 | I/O referenced to VCCB | Bit 2 of high-voltage side; fully isolated from A-side except via pass-gate; shares same B-port specs |
| GND | Ground reference | Common return path for both VCCA and VCCB supplies; must be low-impedance for noise immunity |
| OE | Input (active-high, VCCA-referenced) | Global output-enable; drives all I/Os to Hi-Z when low; requires pulldown resistor for power-up safety |
| VCCA | Power supply A | Supplies A-port logic and OE input; must be ≤ VCCB; no sequencing dependency |
| VCCB | Power supply B | Supplies B-port logic and internal pull-ups; enables 5V-tolerant operation while maintaining VCCA ≤ VCCB |
Key Features
| Feature | Design Value |
|---|---|
| No direction-control signal | Auto-direction sensing eliminates PCB routing for DIR lines and firmware overhead in bidirectional protocols like I²C |
| VCC isolation | Both ports enter Hi-Z if either VCCA or VCCB is at GND - prevents back-powering and ensures safe partial power-down |
| Integrated 10 kΩ pull-ups | Eliminates external resistors for I²C/SMBus open-drain operation; reduces BOM count and layout area |
| One-shot edge acceleration | Reduces rise time by activating PMOS boost transistors for ~30 ns during low-to-high transitions, enabling 24 Mbps push-pull |
| Ioff partial power-down | Leakage <2 µA per port when VCC = 0V - preserves battery life in portable systems during sleep modes |
Applications
| I²C Bus Extension | SMBus Voltage Bridging |
|---|---|
|
Use Scenario: Extending a 3.3V microcontroller's I²C bus to interface with 1.8V sensors while maintaining standard timing compliance. IC Role / Device Role: Bidirectional level translator handling SDA/SCL lines with automatic direction detection and integrated 10 kΩ pull-ups to VCCB. Use Value: Eliminates external pull-up resistors and direction logic, reduces component count by 4 parts, and guarantees 2 Mbps I²C compatibility without clock stretching. |
Use Scenario: Connecting a 5V SMBus host controller to 3.3V power-management ICs in server motherboard management subsystems. IC Role / Device Role: Voltage translator ensuring VIH/VIL thresholds are met across both sides under worst-case VCCA = 3.3V and VCCB = 5V conditions. Use Value: Maintains SMBus 1.1 timing margins with <1 ns inter-channel skew and ±5000 V HBM protection on B-port for hot-plug resilience. |
| GPIO Voltage Translation | UART Signal Level Shifting |
|
Use Scenario: Interfacing a 2.5V FPGA I/O bank to a 5V industrial PLC digital input module using push-pull GPIO signals. IC Role / Device Role: Two-channel translator operating at 24 Mbps with propagation delay <3.1 ns (A→B, 3.3V→5V), supporting full-speed toggling. Use Value: Enables direct GPIO connection without level-shifter ICs requiring external bias or direction control, reducing latency and board space. |
Use Scenario: Isolating UART TX/RX lines between a 1.8V Bluetooth SoC and a 3.3V modem baseband processor in wearable devices. IC Role / Device Role: Bidirectional translator with OE-controlled Hi-Z mode for clean bus arbitration during modem reset sequences. Use Value: Prevents signal contention during power sequencing; OE pin allows dynamic disable during modem initialization without firmware changes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bidirectional voltage translation applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TXS0102DCTR | Same silicon die and functionality; differs only in tape-and-reel packaging (DCT vs DCT-R) and reel size - identical electrical specs and pinout. | No functional difference; used interchangeably where reel configuration matches SMT line requirements. | Select TXS0102DCTR for standard 2500-unit reels; TXS0102VDCTR is functionally identical but supplied in alternate packaging format. |
| TXB0102RGTR | Active-drive push-pull architecture (no internal pull-ups); supports higher drive strength (±24 mA) but requires direction control (DIR pin) and lacks open-drain optimization. | Better suited for high-speed push-pull GPIO or SPI; unsuitable for native I²C without external pull-ups and DIR logic. | Choose TXB0102RGTR only when push-pull drive >10 mA is needed and direction control is available; TXS0102VDCTR remains optimal for I²C/SMBus. |
Compared with TXS0102DCTR, TXS0102VDCTR offers identical translation performance and pin compatibility but differs in packaging logistics; versus TXB0102RGTR, it trades active drive for zero-direction-control simplicity and built-in open-drain support - making it the only choice for drop-in I²C voltage bridging.
Availability
TXS0102VDCTR is available at Aetrix Electronics and suitable for I²C bus extension, SMBus voltage bridging, and GPIO translation applications requiring stable component supply, long-term lifecycle support, and traceable sourcing for industrial and embedded designs.
Supply support for TXS0102VDCTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity solutions, with over 90 years of innovation in precision analog design and industrial-grade reliability.
The TXS0102VDCTR belongs to TI's "Switch" family of voltage translators, engineered specifically for seamless bidirectional logic-level compatibility in mixed-voltage systems - targeting I²C, SMBus, and GPIO interfacing where direction control is impractical or unavailable.
FAQ
What is the maximum allowable voltage difference between VCCA and VCCB for reliable operation of the TXS0102VDCTR?
The TXS0102VDCTR requires VCCA ≤ VCCB at all times, with absolute maximum ratings specifying VCCA up to 4.6 V and VCCB up to 6.5 V. However, functional operation mandates VCCA ≤ VCCB - for example, VCCA = 3.3 V and VCCB = 5.0 V is valid, but VCCA = 3.3 V and VCCB = 2.5 V violates the constraint and may cause malfunction. This condition ensures proper gate-biasing of the internal N-channel pass transistors in the TXS0102VDCTR.
Does the TXS0102VDCTR support true 5V-tolerant inputs on the B-port when VCCB = 5V?
Yes - the TXS0102VDCTR B-port is fully 5V-tolerant when VCCB = 5V, with absolute maximum input voltage rated at 6.5 V and recommended operating conditions up to 5.5 V. Its internal structure uses gate-biasing referenced to VCCB, allowing safe interface with legacy 5V CMOS logic while maintaining VOL < 0.4 V and VOH > 0.67 × VCCB. This makes the TXS0102VDCTR suitable for bridging modern low-voltage controllers to 5V peripherals without external clamping.
Can the TXS0102VDCTR be used for SPI communication, and what limitations apply?
The TXS0102VDCTR can translate SPI signals in push-pull mode up to 24 Mbps, but only for point-to-point, single-master configurations due to its auto-direction architecture. It does not support multi-slave SPI buses or tri-state sharing because all outputs are simultaneously enabled/disabled via OE - there is no individual channel gating. For shared-bus SPI, a direction-controlled translator like TXB0102RGTR is required. The TXS0102VDCTR remains viable for dedicated SPI links between two devices with matched voltage domains.
How does the one-shot edge accelerator in the TXS0102VDCTR affect signal integrity on heavily loaded traces?
The one-shot circuit in the TXS0102VDCTR activates for ~30 ns during low-to-high transitions to reduce rise time, but it requires the reflected signal round-trip delay to be less than this duration to avoid retriggering. With >30 pF total load (including PCB capacitance and connectors), the one-shot may time out before full rail transition, causing degraded VOH and increased jitter. TI recommends limiting trace length to <2 inches and total load to ≤15 pF - verified in TXS0102VDCTR characterization - to ensure reliable 24 Mbps operation.
Is an external pull-down resistor required on the OE pin of the TXS0102VDCTR during power-up?
Yes - TI explicitly recommends tying OE to GND via a pulldown resistor during power-up and power-down to force all I/Os into high-impedance state before VCCA and VCCB stabilize. The resistor value depends on the driving source's current-sourcing capability; typical values range from 10 kΩ to 100 kΩ. Without this, undefined OE voltage could enable translation prematurely, risking bus contention or latch-up. This requirement is documented in Section 7.3.4 and Figure 8-1 of the TXS0102VDCTR datasheet.
TXS0102VDCTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Translator Type:
- Voltage Level
- Channel Type:
- Bidirectional
- Number of Circuits:
- 1
- Channels per Circuit:
- 2
- Voltage - VCCA:
- 1.65 V ~ 3.6 V
- Voltage - VCCB:
- 2.3 V ~ 5.5 V
- Input Signal:
- -
- Output Signal:
- -
- Output Type:
- Open Drain, Push-Pull, Tri-State
- Data Rate:
- 24Mbps
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-LSSOP, 8-MSOP (0.110", 2.80mm Width)
TXS0102VDCTR FAQ
1.How can I place an order for TXS0102VDCTR through Aetrix?
Please submit a Request for Quotation (RFQ) for TXS0102VDCTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TXS0102VDCTR reliable?
The price and inventory of TXS0102VDCTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TXS0102VDCTR is usually 5 days.
3.What payment methods are accepted for TXS0102VDCTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TXS0102VDCTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TXS0102VDCTR?
TXS0102VDCTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TXS0102VDCTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TXS0102VDCTR?
For technical support, including TXS0102VDCTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TXS0102VDCTR requirements.
6.How does Aetrix verify that TXS0102VDCTR is sourced from the original manufacturer or authorized distributors?
All TXS0102VDCTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TXS0102VDCTR meets industry standards.
7.What is the process for return or replacement of TXS0102VDCTR?
All TXS0102VDCTR units undergo pre-shipment inspection (PSI). If there is an issue with TXS0102VDCTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TXS0102VDCTR part is unused and in its original packaging.
Return procedure for TXS0102VDCTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TXS0102VDCTR Tags

-
74LVC1T45GW,125
Nexperia USA Inc.
-
74LVCH2T45DC,125
Nexperia USA Inc.

-
SN74LVC1T45DBVR
Texas Instruments

-
SN74LVC1T45DRLR
Texas Instruments

-
SN74LVC1T45DPKR
Texas Instruments

-
SN74LVC2T45DCTR
Texas Instruments

-
74LVC2T45GT,115
Nexperia USA Inc.

-
SN74LVC1T45YZPR
Texas Instruments

-
LSF0102DCUR
Texas Instruments

-
SN74LVC1T45DCKR
Texas Instruments

-
TXS0102DCTR
Texas Instruments

-
FXLP34P5X
onsemi
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

