Texas Instruments TXS0102VDCUR
- Part No.:
- TXS0102VDCUR
- Manufacturer:
- Texas Instruments
- Category:
- Translators, Level Shifters
- Package:
- Datasheet:
-
TXS0102VDCUR.pdf
- Description:
- TWO-BIT BIDIRECTIONAL LEVEL SHIF
- Quantity:
- Payment:

- Shipping:

Inventory:2,818
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TXS0102VDCUR from Texas Instruments is a 2-bit bidirectional voltage-level translator designed for open-drain and push-pull logic interfaces between mixed-voltage domains. It supports 1.65V–3.6V on the A port and 2.3V–5.5V on the B port (VCCA ≤ VCCB), delivers up to 24 Mbps in push-pull mode, features integrated 10 kΩ pull-ups per I/O, and includes VCC isolation and Ioff partial-power-down capability - enabling robust I²C/SMBus level shifting in space-constrained embedded systems.
For engineers reviewing the TXS0102VDCUR datasheet, TXS0102VDCUR pinout, TXS0102VDCUR application, or TXS0102VDCUR equivalent, this device is selected for low-pin-count, directionless translation where no control signal is available, high ESD tolerance (±5000 V HBM on B port), fast enable/disable timing (200 ns/250 ns), and compatibility with 1.8V/2.5V/3.3V/5V node interconnects in industrial and portable electronics.
Technical Context
The TXS0102VDCUR employs auto-direction-sensing pass-gate architecture with edge-rate accelerator (one-shot) circuitry per channel, eliminating need for external direction control. Its dual-rail design enables independent A-port (VCCA-referenced) and B-port (VCCB-referenced) operation, with gate bias set ~1 VT above the lower supply to support bidirectional conduction without contention.
Each I/O integrates 10 kΩ internal pull-up resistors (A to VCCA, B to VCCB), and the OE input - referenced to VCCA - places all ports in high-impedance state when low. The device supports non-sequenced power-up (either VCCA or VCCB first) and meets JESD 78 Class II latch-up (>100 mA) and JESD 22 ESD standards (±2000 V HBM on A, ±5000 V HBM on B).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCCA Range | 1.65 V to 3.6 V - sets A-port logic thresholds and powers OE; must be ≤ VCCB for safe operation. |
| VCCB Range | 2.3 V to 5.5 V - defines B-port output swing and pull-up target; enables interface to 2.5V/3.3V/5V systems. |
| Max Data Rate (Push-Pull) | 24 Mbps - achievable with <50 Ω driver impedance and ≤15 pF load; validated at VCCA=2.5V/VCCB=5V. |
| Max Data Rate (Open-Drain) | 2 Mbps - limited by RC time constant of internal 10 kΩ pull-ups; suitable for standard-mode I²C. |
| Propagation Delay (tPHL, A→B) | 2.4 ns (typ) at VCCA=3.3V/VCCB=3.3V - ensures sub-5 ns latency for timing-critical GPIO bridging. |
| ESD Rating (B Port, HBM) | ±5000 V - provides robust handling during board assembly and field operation in noisy environments. |
| Ioff Current | ≤2 µA per port at 0 V - enables true partial-power-down mode when one supply is inactive. |
Pinout & Package
TXS0102VDCUR is packaged in an 8-pin VSSOP (DCU) package measuring 2.0 mm × 3.1 mm, optimized for high-density PCB layouts and compatible with automated optical inspection (AOI) and reflow processes.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1 | I/O (A-port) | Bidirectional data line referenced to VCCA; auto-senses direction; includes 10 kΩ internal pull-up to VCCA. |
| A2 | I/O (A-port) | Second bidirectional A-port channel; electrically identical to A1; shares same VCCA and OE reference. |
| B1 | I/O (B-port) | Bidirectional data line referenced to VCCB; auto-senses direction; includes 10 kΩ internal pull-up to VCCB. |
| B2 | I/O (B-port) | Second bidirectional B-port channel; independent of A-port but shares OE and GND connections. |
| GND | Ground | Common reference for both ports; must be connected to system ground plane for noise immunity and ESD path. |
| OE | Input (active-high) | Output-enable control referenced to VCCA; drives all I/Os into high-impedance when low; requires pulldown for power-up safety. |
| VCCA | Power (A-side) | Supplies A-port logic and OE circuitry; defines A-port VIH/VIL thresholds; must be ≤ VCCB. |
| VCCB | Power (B-side) | Supplies B-port logic and pull-ups; defines B-port VOH/VOL; enables translation to higher-voltage domains. |
Key Features
| Feature | Design Value |
|---|---|
| No direction-control signal required | Auto-direction sensing via pass-gate + one-shot architecture eliminates need for external DIR pin or firmware coordination. |
| VCC isolation | If either VCCA or VCCB = GND, both ports enter high-impedance - prevents back-powering and protects powered subsystems. |
| Integrated 10 kΩ pull-ups | Eliminates external resistors for I²C/SMBus open-drain operation; reduces BOM count and layout area on 2-channel bus bridges. |
| No power-supply sequencing | Either VCCA or VCCB may ramp first without latch-up or damage - simplifies power management in multi-rail systems. |
| Low quiescent current | ICCA + ICCB ≤ 14.4 µA (typ) - enables always-on level shifting in battery-powered IoT nodes with minimal standby drain. |
Applications
| I²C Bus Bridging | UART Voltage Translation |
|---|---|
|
Use Scenario: Interfacing a 1.8V microcontroller I²C master to a 3.3V sensor slave in a compact wearable device. IC Role / Device Role: Bidirectional, directionless level shifter handling SDA/SCL lines without clock stretching or arbitration conflicts. Use Value: Eliminates need for external pull-ups and direction logic; maintains 100 kHz standard-mode timing integrity with <2.5 ns propagation delay. |
Use Scenario: Connecting a 3.3V host MCU UART TX/RX to a 5V industrial modem requiring RS-232-compatible logic levels. IC Role / Device Role: Asymmetric voltage translator converting 3.3V outputs to 5V inputs and 5V inputs to 3.3V outputs on separate channels. Use Value: Supports full-duplex UART at up to 24 Mbps (push-pull) while meeting ±5000 V HBM ESD requirements for factory-floor reliability. |
| GPIO Expansion Interface | Legacy Peripheral Integration |
|
Use Scenario: Extending GPIOs from a 2.5V SoC to drive 5V LED indicators and read 5V pushbutton inputs in a smart home hub. IC Role / Device Role: Dual-channel bidirectional translator enabling simultaneous input sampling and output driving across voltage domains. Use Value: Leverages internal 10 kΩ pull-ups for button sensing and supports 1 mA sink capability (VOLA ≤ 0.4 V) for direct LED drive. |
Use Scenario: Integrating a legacy 5V EEPROM into a new 1.8V FPGA-based control module using I²C protocol. IC Role / Device Role: Level-shifting bridge preserving I²C timing, ACK/NACK signaling, and clock synchronization across 1.8V↔5V boundary. Use Value: Ensures reliable communication at 400 kHz fast-mode with tPLH/tPHL < 5 ns and built-in VCC isolation preventing backfeed during EEPROM power cycling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bidirectional level-shifting applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TXB0102RUTR | Active-drive push-pull architecture (no internal pull-ups); supports 1.2V–3.6V on both sides; higher max rate (100 Mbps). | Better suited for high-speed push-pull GPIO or SPI; not recommended for open-drain I²C due to lack of pull-ups. | Select TXB0102RUTR only when replacing push-pull drivers and external pull-ups are already present or acceptable. |
| PCA9306DCUR | Passive FET-based translator; requires external pull-ups on both sides; supports 1.2V–3.6V (A) and 1.8V–5.5V (B); no OE pin. | Lacks output enable and VCC isolation; simpler but less flexible for power-gated or hot-plug scenarios. | Choose PCA9306DCUR for cost-sensitive, always-on I²C links where OE control and supply sequencing independence are unnecessary. |
Compared with TXS0102VDCUR, TXB0102RUTR offers higher speed and lower latency but requires external pull-ups and lacks VCC isolation; PCA9306DCUR provides lower static power and smaller footprint but forfeits OE control and failsafe behavior during supply loss - making TXS0102VDCUR optimal for mixed-signal systems demanding robustness, simplicity, and open-drain readiness.
Availability
TXS0102VDCUR is available at Aetrix Electronics and suitable for I²C bus bridging, UART voltage translation, GPIO expansion interfaces, and legacy peripheral integration requiring stable component supply across automotive infotainment, industrial HMIs, and portable medical devices.
Supply support for TXS0102VDCUR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with over 90 years of innovation in power management, signal chain, and interface solutions.
The TXS0102VDCUR belongs to TI's Switch family of voltage translators, engineered specifically for directionless, low-pin-count level shifting in space-constrained mixed-voltage systems - targeting I²C, SMBus, and GPIO interconnects in portable and industrial electronics.
FAQ
What is the maximum supported data rate for TXS0102VDCUR in open-drain mode?
The TXS0102VDCUR supports up to 2 Mbps in open-drain mode, as specified in its datasheet under recommended operating conditions. This limit arises from the RC time constant formed by the internal 10 kΩ pull-up resistors and typical bus capacitance. For standard-mode I²C (100 kHz) and fast-mode I²C (400 kHz), the TXS0102VDCUR fully complies with timing budgets, delivering consistent rise/fall times and propagation delays below 10 ns across temperature and voltage ranges.
Does TXS0102VDCUR require external pull-up resistors for I²C operation?
No, TXS0102VDCUR does not require external pull-up resistors for I²C operation because it integrates 10 kΩ pull-up resistors on both A-port (to VCCA) and B-port (to VCCB). These internal resistors satisfy standard-mode and fast-mode I²C bus requirements when total bus capacitance remains ≤400 pF. External pull-ups may be added in parallel only if faster rise times or stronger drive strength are needed - though doing so lowers VOH and must be accounted for in voltage threshold margins.
Can TXS0102VDCUR operate with VCCA > VCCB?
No, TXS0102VDCUR requires VCCA ≤ VCCB at all times per its absolute maximum ratings and functional design. Violating this condition risks forward-biasing internal protection diodes, causing excessive current flow, potential latch-up, or permanent damage. The device's pass-gate architecture relies on VCCB being equal to or higher than VCCA to maintain proper gate bias and bidirectional conduction integrity - confirmed in Section 5.3 Recommended Operating Conditions and Figure 7-1 architecture diagram.
How does the OE pin function on TXS0102VDCUR, and what is its voltage reference?
The OE (output enable) pin on TXS0102VDCUR is an active-high input referenced to VCCA. When OE is driven low, all A- and B-port I/Os enter a high-impedance state, reducing supply current and isolating both sides. When OE is high, translation is enabled. To ensure Hi-Z state during power-up, TI recommends tying OE to GND via a pulldown resistor - the minimum value depends on the driver's sourcing capability, typically 10 kΩ to 100 kΩ - as detailed in Section 3 Description and Figure 8-1 typical application circuit.
What thermal metrics apply to TXS0102VDCUR in the DCU package?
For the TXS0102VDCUR in the 8-pin VSSOP (DCU) package, the key thermal metrics are RθJA = 239.8°C/W (junction-to-ambient), RθJC(top) = 88.5°C/W (junction-to-case top), and RθJB = 151.6°C/W (junction-to-board). These values assume JEDEC-standard PCB mounting with two-layer copper and 1-in² copper pour. Under continuous 24 Mbps operation at 85°C ambient, junction temperature remains within safe limits (<125°C) when using recommended 0.1 µF bypass capacitors at VCCA/VCCB and minimizing trace inductance per Layout Guidelines in Section 8.4.
TXS0102VDCUR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Translator Type:
- Voltage Level
- Channel Type:
- Bidirectional
- Number of Circuits:
- 1
- Channels per Circuit:
- 2
- Voltage - VCCA:
- 1.65 V ~ 3.6 V
- Voltage - VCCB:
- 2.3 V ~ 5.5 V
- Input Signal:
- -
- Output Signal:
- -
- Output Type:
- Open Drain, Push-Pull, Tri-State
- Data Rate:
- 24Mbps
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-VFSOP (0.091", 2.30mm Width)
TXS0102VDCUR FAQ
1.How can I place an order for TXS0102VDCUR through Aetrix?
Please submit a Request for Quotation (RFQ) for TXS0102VDCUR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TXS0102VDCUR reliable?
The price and inventory of TXS0102VDCUR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TXS0102VDCUR is usually 5 days.
3.What payment methods are accepted for TXS0102VDCUR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TXS0102VDCUR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TXS0102VDCUR?
TXS0102VDCUR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TXS0102VDCUR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TXS0102VDCUR?
For technical support, including TXS0102VDCUR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TXS0102VDCUR requirements.
6.How does Aetrix verify that TXS0102VDCUR is sourced from the original manufacturer or authorized distributors?
All TXS0102VDCUR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TXS0102VDCUR meets industry standards.
7.What is the process for return or replacement of TXS0102VDCUR?
All TXS0102VDCUR units undergo pre-shipment inspection (PSI). If there is an issue with TXS0102VDCUR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TXS0102VDCUR part is unused and in its original packaging.
Return procedure for TXS0102VDCUR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TXS0102VDCUR Tags

-
74LVC1T45GW,125
Nexperia USA Inc.
-
74LVCH2T45DC,125
Nexperia USA Inc.

-
SN74LVC1T45DBVR
Texas Instruments

-
SN74LVC1T45DRLR
Texas Instruments

-
SN74LVC1T45DPKR
Texas Instruments

-
SN74LVC2T45DCTR
Texas Instruments

-
74LVC2T45GT,115
Nexperia USA Inc.

-
SN74LVC1T45YZPR
Texas Instruments

-
LSF0102DCUR
Texas Instruments

-
SN74LVC1T45DCKR
Texas Instruments

-
TXS0102DCTR
Texas Instruments

-
FXLP34P5X
onsemi
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

