My Inquiry
My Account
Texas Instruments TXS0104EBQAR
- Part No.:
- TXS0104EBQAR
- Manufacturer:
- Texas Instruments
- Category:
- Translators, Level Shifters
- Package:
- Datasheet:
-
TXS0104EBQAR.pdf
- Description:
- FOUR-BIT BIDIRECTIONAL VOLTAGE-L
- Quantity:
- Payment:
- Shipping:
Inventory:2,998
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TXS0104EBQAR from Texas Instruments is a 4-bit bidirectional voltage-level translator IC designed for open-drain and push-pull logic interfaces between mismatched voltage domains. It supports 1.65–3.6 V on the A port and 2.3–5.5 V on the B port (VCCA ≤ VCCB), delivers up to 24 Mbps in push-pull mode, requires no direction-control signal, and features OE-controlled 3-state operation referenced to VCCA. It enables low-voltage interconnects in mobile SoC-to-peripheral signal chains.
For engineers reviewing the TXS0104EBQAR datasheet, TXS0104EBQAR pinout, TXS0104EBQAR application, or TXS0104EBQAR equivalent, this page provides verified electrical specifications, WQFN-12 package details, real-world timing behavior across VCCA/VCCB combinations, ESD robustness data per JESD22 and IEC 61000-4-2, and validated alternatives for voltage translation in space-constrained portable electronics.
Technical Context
The TXS0104EBQAR implements an auto-direction-sensing MOSFET-based translation architecture with dual independent supply rails-VCCA powers the A-side I/Os and OE input, while VCCB powers the B-side I/Os. Its internal pass-gate structure eliminates external direction control and supports true bidirectional data flow without latch-up risk.
It operates across –40°C to +85°C, supports asynchronous level shifting for both push-pull and open-drain topologies, and maintains high-impedance outputs when OE is low. The OE circuit is VCCA-referenced, requiring pull-down to GND during power sequencing to ensure defined startup state.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| A-port voltage range | 1.65 V to 3.6 V - Enables direct interface with 1.8-V/2.5-V/3.3-V logic families |
| B-port voltage range | 2.3 V to 5.5 V - Supports legacy 3.3-V/5-V peripherals and I²C/SPI buses |
| Max data rate (push-pull) | 24 Mbps - Sufficient for high-speed GPIO, UART, and SPI clock domains |
| Max data rate (open-drain) | 2 Mbps - Compatible with standard-mode I²C (100 kHz) and fast-mode (400 kHz) |
| Propagation delay (A→B, VCCA=1.8 V, VCCB=3.3 V) | 4.7 ns (tPHL), 6.8 ns (tPLH) - Ensures sub-10-ns timing margins for 100-MHz+ system clocks |
| ESD rating (B port, HBM) | ±15 kV - Meets stringent IEC 61000-4-2 contact discharge (±8 kV) and air-gap (±10 kV) requirements |
| Supply current (ICC) | 14.4 µA max (combined) - Enables always-on level translation in battery-powered devices |
Pinout & Package
TXS0104EBQAR is housed in a 3 mm × 2.5 mm, 12-pin WQFN (BQA) package with wettable flanks and an exposed thermal pad connected to GND. Pin 1 is VCCA; pins 2–5 are A1–A4 I/Os; pins 7–10 are B1–B4 I/Os; pin 6 is GND; pin 8 is OE; pin 11 is VCCB; pin 12 is NC.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCCA (Pin 1) | A-port supply rail | Must be ≤ VCCB; powers A-side I/Os and OE input; defines VIH/VIL thresholds for A port |
| A1–A4 (Pins 2–5) | Bidirectional A-side I/Os | Reference to VCCA; support 1.65–3.6 V logic; tolerate up to VCCA + 0.5 V |
| GND (Pin 6) | Ground reference | Common return for both supplies; thermal pad must be soldered to PCB ground plane |
| OE (Pin 8) | Output-enable control | VCCA-referenced active-low input; pulls all A/B I/Os into high-Z when low |
| B1–B4 (Pins 7,9–10) | Bidirectional B-side I/Os | Reference to VCCB; support 2.3–5.5 V logic; tolerate up to VCCB + 0.5 V |
| VCCB (Pin 11) | B-port supply rail | Must be ≥ VCCA; powers B-side I/Os; defines VIH/VIL thresholds for B port |
| NC (Pin 12) | No internal connection | Not bonded; may be left unconnected or tied to GND for mechanical stability |
Key Features
| Feature | Design Value |
|---|---|
| No direction-control signal required | Reduces PCB routing complexity and eliminates external control logic or GPIO overhead |
| Independent dual-supply operation | Enables simultaneous interfacing of 1.8-V SoC cores with 5-V sensors or displays without shared rail constraints |
| Power-supply sequencing immunity | Allows VCCA or VCCB to ramp first-critical for multi-rail power management in portable systems |
| High-impedance output control via OE | Permits dynamic bus isolation during sleep modes or hot-plug events without external switches |
| IEC 61000-4-2 certified ESD protection (B port) | Eliminates need for discrete TVS diodes on B-side lines in handheld and wearable designs |
Applications
| Smartphone Baseband-to-PMIC Interface | Tablet Display Timing Controller Link |
|---|---|
Use Scenario: Connecting a 1.8-V application processor GPIO bank to a 3.3-V power-management IC for voltage rail enable/disable signaling. IC Role / Device Role / Timing Role: Bidirectional level translator enabling control and status feedback across voltage domains with <10 ns propagation delay. Use Value: Eliminates need for discrete MOSFET translators or level-shifting buffers, reducing BOM count and layout area by >40%. | Use Scenario: Interfacing a 2.5-V display timing controller (TCON) with a 5-V source driver IC in an LCD panel subsystem. IC Role / Device Role / Timing Role: Voltage translator supporting open-drain I²C configuration for EDID readback and gamma calibration register writes. Use Value: Maintains 2 Mbps I²C timing integrity while tolerating ±15 kV HBM on the 5-V side-reducing field failure rates due to ESD-induced latch-up. |
| Handset Camera Module Control Bus | Desktop PC USB Hub Power Sequencing |
Use Scenario: Translating control signals between a 3.3-V mobile ISP and a 1.8-V image sensor over a 4-wire parallel interface. IC Role / Device Role / Timing Role: 4-bit translator operating at 24 Mbps push-pull speed to meet MIPI C-PHY auxiliary channel timing. Use Value: Achieves sub-5 ns A→B delay at 3.3-V VCCA/5-V VCCB, enabling reliable 100+ MHz pixel clock synchronization. | Use Scenario: Level-shifting reset and enable signals from a 3.3-V USB 3.0 hub controller to 5-V downstream port power switches. IC Role / Device Role / Timing Role: Translator with OE pin allowing coordinated power-up sequencing across multiple 5-V rails under host software control. Use Value: Enables deterministic power-on reset timing across 4 independent USB ports using a single OE signal-reducing firmware complexity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage translation applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74AVC4T245RSMR | Direction-controlled (DIR pin required); higher ICC (20 µA typical); supports 1.2–3.6 V on both sides | Requires additional GPIO for direction control; unsuitable for auto-sensing I²C or bidirectional GPIO | Select when precise direction timing control is needed and board space allows DIR routing |
| TXS0108EVRMR | 8-bit version; identical architecture and specs per channel; larger 20-pin VQFN package (4.5 × 3.5 mm) | Provides two extra bidirectional channels; occupies 2.5× more PCB area than TXS0104EBQAR | Select when expanding to 8-bit buses or consolidating multiple 4-bit translations onto one device |
Compared with SN74AVC4T245RSMR and TXS0108EVRMR, TXS0104EBQAR uniquely combines directionless operation, ultra-low quiescent current (<15 µA), and minimal 3×2.5 mm WQFN footprint-making it optimal for space- and power-constrained mobile interfaces where automatic bidirectional sensing is mandatory.
Availability
TXS0104EBQAR is available at Aetrix Electronics and suitable for smartphone, tablet, and handheld electronics requiring stable component supply, high-volume production readiness, and long-term lifecycle support through TI's qualified manufacturing sites.
Supply support for TXS0104EBQAR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity solutions for industrial, automotive, and consumer markets.
The TXS0104EBQAR belongs to TI's voltage translation product line, engineered specifically for low-power, high-density mobile platforms where seamless interoperability between mixed-voltage digital subsystems is critical.
FAQ
What is the maximum allowable voltage difference between VCCA and VCCB for reliable operation of the TXS0104EBQAR?
The TXS0104EBQAR requires VCCA ≤ VCCB at all times, with no minimum difference specified. However, VCCA must be within 1.65–3.6 V and VCCB within 2.3–5.5 V. For example, VCCA = 1.8 V and VCCB = 2.5 V is valid, but VCCA = 3.6 V and VCCB = 3.3 V violates the VCCA ≤ VCCB constraint and may cause malfunction. Always verify supply sequencing and tolerance margins in final design.
Can the TXS0104EBQAR be used for I²C bus level translation, and what are the key timing considerations?
Yes, the TXS0104EBQAR supports open-drain I²C translation up to 2 Mbps, matching fast-mode-plus I²C speeds. Key considerations include ensuring pull-up resistors are placed on the VCCB side only, confirming VCCB ≥ VCCA, and verifying that the 500 ns minimum pulse width (tw) requirement is met by the master's SCL rise/fall times. The device's ±15 kV HBM rating on the B port also protects against ESD events common on exposed I²C lines.
How does the OE pin function in the TXS0104EBQAR, and what is the recommended pull-down resistor value?
The OE pin on the TXS0104EBQAR is VCCA-referenced and active-low: when pulled low, all A- and B-side I/Os enter high-impedance state. During power-up, tie OE to GND via a pull-down resistor. TI specifies a minimum resistance determined by the driver's current-sourcing capability-typically 10 kΩ suffices for most microcontroller GPIOs. Avoid values <1 kΩ to prevent excessive VCCA loading.
Does the TXS0104EBQAR require external passive components for basic operation, and what layout practices improve signal integrity?
No external passives are required for core translation functionality. However, place 100-nF ceramic decoupling capacitors close to both VCCA and VCCB pins. For layout, minimize trace lengths between A/B I/Os and their respective logic devices, avoid crossing supply domains, and ensure the exposed thermal pad is fully soldered to a solid GND plane with ≥4 thermal vias. This reduces noise coupling and improves thermal performance in high-density mobile PCBs.
What is the operating temperature range and junction temperature limit for the TXS0104EBQAR in continuous use?
The TXS0104EBQAR is rated for continuous operation from –40°C to +85°C ambient temperature. Its absolute maximum junction temperature is 150°C, and its thermal resistance (RθJA) in the BQA package is 60.3°C/W. Under typical conditions (VCCA = 1.8 V, VCCB = 3.3 V, 24 Mbps traffic), power dissipation remains below 1 mW-ensuring junction temperatures stay well within limits even in sealed handheld enclosures.
TXS0104EBQAR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Translator Type:
- Voltage Level
- Channel Type:
- Bidirectional
- Number of Circuits:
- 1
- Channels per Circuit:
- 4
- Voltage - VCCA:
- 1.65 V ~ 3.6 V
- Voltage - VCCB:
- 2.3 V ~ 5.5 V
- Input Signal:
- -
- Output Signal:
- -
- Output Type:
- Open Drain, Push-Pull, Tri-State
- Data Rate:
- 24Mbps
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-WFQFN Exposed Pad
TXS0104EBQAR FAQ
1.How can I place an order for TXS0104EBQAR through Aetrix?
Please submit a Request for Quotation (RFQ) for TXS0104EBQAR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TXS0104EBQAR reliable?
The price and inventory of TXS0104EBQAR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TXS0104EBQAR is usually 5 days.
3.What payment methods are accepted for TXS0104EBQAR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TXS0104EBQAR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TXS0104EBQAR?
TXS0104EBQAR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TXS0104EBQAR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TXS0104EBQAR?
For technical support, including TXS0104EBQAR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TXS0104EBQAR requirements.
6.How does Aetrix verify that TXS0104EBQAR is sourced from the original manufacturer or authorized distributors?
All TXS0104EBQAR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TXS0104EBQAR meets industry standards.
7.What is the process for return or replacement of TXS0104EBQAR?
All TXS0104EBQAR units undergo pre-shipment inspection (PSI). If there is an issue with TXS0104EBQAR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TXS0104EBQAR part is unused and in its original packaging.
Return procedure for TXS0104EBQAR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TXS0104EBQAR Tags
-
74LVC1T45GW,125
Nexperia USA Inc.
-
74LVCH2T45DC,125
Nexperia USA Inc.
-
SN74LVC1T45DBVR
Texas Instruments
-
SN74LVC1T45DRLR
Texas Instruments
-
SN74LVC1T45DPKR
Texas Instruments
-
SN74LVC2T45DCTR
Texas Instruments
-
74LVC2T45GT,115
Nexperia USA Inc.
-
SN74LVC1T45YZPR
Texas Instruments
-
LSF0102DCUR
Texas Instruments
-
SN74LVC1T45DCKR
Texas Instruments
-
TXS0102DCTR
Texas Instruments
-
FXLP34P5X
onsemi
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
