Texas Instruments TXS0104VRUTR
- Part No.:
- TXS0104VRUTR
- Manufacturer:
- Texas Instruments
- Category:
- Translators, Level Shifters
- Package:
- Datasheet:
-
TXS0104VRUTR.pdf
- Description:
- FOUR-BIT BIDIRECTIONAL LEVEL SHI
- Quantity:
- Payment:

- Shipping:

Inventory:2,955
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TXS0104VRUTR from Texas Instruments is a 4-bit bidirectional voltage-level translator optimized for open-drain and push-pull logic interfaces, supporting 1.65V–3.6V on A port and 2.3V–5.5V on B port (VCCA ≤ VCCB), with 24Mbps push-pull data rate and integrated 10kΩ pullups per I/O - deployed in smartphone baseband-to-peripheral signal bridging.
For engineers reviewing the TXS0104VRUTR datasheet, TXS0104VRUTR pinout, TXS0104VRUTR application, or TXS0104VRUTR equivalent, key selection criteria include no-direction-control operation, OE-referenced-to-VCCA enable logic, thermal pad grounding requirement for RUT package, and compatibility with 1.8V/2.5V/3.3V/5V mixed-voltage SoC subsystems.
Technical Context
The TXS0104VRUTR uses pass-gate architecture with edge-rate-accelerating one-shot circuits to enhance low-to-high transitions, eliminating need for external pullups in open-drain applications. Each I/O includes internal 10kΩ pullup to its respective supply rail (VCCA or VCCB).
It operates without direction control or power-supply sequencing constraints: VCCA and VCCB may ramp in any order, though VCCA ≤ VCCB must be maintained during active operation. OE input is referenced solely to VCCA and places all I/Os in high-impedance state when low.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| A-port voltage range | 1.65V to 3.6V - supports 1.8V/2.5V/3.3V logic domains; must be ≤ VCCB |
| B-port voltage range | 2.3V to 5.5V - enables translation to 2.5V/3.3V/5V systems |
| Max data rate (push-pull) | 24Mbps - verified at VCCA = 2.5V, VCCB = 5V; defines real-time interface bandwidth |
| Max data rate (open-drain) | 2Mbps - applies across full VCCB range; sets I²C/SMBus-compatible timing ceiling |
| Propagation delay (A→B, push-pull) | ≤ 5ns - measured at VCCA = 1.8V, VCCB = 5V; ensures sub-10ns inter-subsystem latency |
| Output skew (same-direction) | 1ns - guarantees tight timing alignment across all 4 channels for synchronous buses |
| ESD rating (B port, HBM) | ±5000V - exceeds JEDEC JS-001 Class 3A; protects against handling-induced discharge in end-user devices |
Pinout & Package
TXS0104VRUTR uses a 12-pin UQFN (RUT) package measuring 2mm × 1.7mm with exposed thermal pad. The thermal pad must be soldered to PCB ground plane for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCCA | A-port supply reference | Supplies A-side logic and OE input; sets VIH/VIL thresholds for A-port signals |
| VCCB | B-port supply reference | Supplies B-side logic and internal pullups; determines VOH/VOL for B-port outputs |
| GND | Ground reference | Common return path for both ports; required connection for thermal pad |
| OE | Output-enable control | Active-high enable referenced to VCCA; drives all I/Os into high-Z when low |
| A1–A4 | Bidirectional A-port I/Os | Each has 10kΩ internal pullup to VCCA; compatible with 1.65V–3.6V CMOS drivers |
| B1–B4 | Bidirectional B-port I/Os | Each has 10kΩ internal pullup to VCCB; tolerant of 2.3V–5.5V logic levels |
Key Features
| Feature | Design Value |
|---|---|
| No direction-control signal | Enables automatic bidirectional translation without MCU GPIO overhead or timing-critical control lines |
| Integrated 10kΩ pullups | Eliminates external resistors in open-drain designs (e.g., I²C), reducing BOM count and board area |
| Edge-rate acceleration | One-shot circuitry cuts rise time by >50% vs passive translators - critical for 24Mbps push-pull signaling |
| No power-supply sequencing | VCCA and VCCB may power up in any order; avoids complex PMIC coordination in multi-rail systems |
| High ESD robustness (B port) | ±5000V HBM withstand capability protects downstream 5V peripherals from system-level ESD events |
Applications
| Smartphone Baseband–PMIC Interface | Tablet Sensor Hub Bridging |
|---|---|
|
Use Scenario: Connecting 1.8V baseband processor GPIOs to 3.3V power-management IC registers. IC Role / Device Role / Timing Role: Bidirectional level shifter enabling register read/write cycles across voltage domains without direction control. Use Value: Eliminates software-controlled direction toggling and reduces firmware complexity while maintaining 2Mbps I²C timing compliance. |
Use Scenario: Interfacing 2.5V ambient light/proximity sensor outputs to 1.8V application processor I²C bus. IC Role / Device Role / Timing Role: Open-drain voltage translator with integrated pullups, directly replacing discrete resistor networks. Use Value: Reduces component count by 8× (4×2 pullups), saves 1.2mm² PCB area, and improves signal integrity via matched internal termination. |
| Desktop PC USB Hub Control Lines | Handset Audio Codec Interface |
|
Use Scenario: Translating 3.3V USB hub controller status pins to 5V system management microcontroller inputs. IC Role / Device Role / Timing Role: Push-pull level shifter supporting 24Mbps toggle rates for fast status polling. Use Value: Enables sub-5ns propagation delay between hub and host controller, meeting USB 2.0 handshake timing margins. |
Use Scenario: Level-shifting I²S data and control lines between 1.8V audio codec and 3.3V baseband SoC. IC Role / Device Role / Timing Role: Low-skew (1ns) bidirectional translator preserving clock/data phase alignment across voltage boundaries. Use Value: Prevents bit errors in high-speed I²S streams by ensuring simultaneous channel switching and minimizing inter-channel jitter. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage-level translation applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TXB0104RUTR | Requires direction-control signal; supports higher push-pull data rate (100Mbps); no internal pullups | Better suited for high-speed unidirectional buses (e.g., SPI); unsuitable for I²C without external pullups | Choose TXB0104RUTR only when direction control is available and >24Mbps speed is required |
| SN74AVC4T245RUTR | Direction-controlled; lower ESD rating (±2000V HBM on both ports); no integrated pullups | Cost-optimized for non-ESD-critical industrial interfaces; requires external biasing for open-drain use | Select SN74AVC4T245RUTR when BOM cost is prioritized over ESD robustness and design simplicity |
Compared with TXB0104RUTR and SN74AVC4T245RUTR, TXS0104VRUTR uniquely delivers directionless operation with integrated pullups and industry-leading B-port ESD protection - making it optimal for space-constrained, open-drain–dominant mobile designs where layout simplicity and reliability are critical.
Availability
TXS0104VRUTR is available at Aetrix Electronics and suitable for smartphone, tablet, and handheld device designs requiring stable component supply, rapid prototyping turnaround, and long-term production continuity.
Supply support for TXS0104VRUTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of leadership in interface and level-shifting solutions.
The TXS0104V family was engineered specifically for low-power, high-reliability bidirectional voltage translation in portable electronics - emphasizing no-direction-control simplicity, integrated biasing, and robust ESD performance.
FAQ
What is the function of the thermal pad on the TXS0104VRUTR package?
The exposed thermal pad on the TXS0104VRUTR's 12-pin UQFN (RUT) package must be soldered to a PCB ground plane. This provides both thermal dissipation for sustained 24Mbps operation and electrical grounding for noise immunity and ESD current shunting. TI specifies this connection as mandatory - floating or unconnected thermal pads violate recommended layout and risk thermal shutdown or signal integrity degradation in TXS0104VRUTR applications.
Can TXS0104VRUTR translate between 1.8V and 5V logic without external components?
Yes. TXS0104VRUTR supports 1.8V on VCCA and 5V on VCCB with no external pullups or direction-control circuitry required. Its internal 10kΩ pullups on both ports and pass-gate architecture enable direct 1.8V↔5V bidirectional translation for open-drain (e.g., I²C) and push-pull (e.g., GPIO) signals - verified per datasheet Section 5.9 at 2Mbps (open-drain) and 23Mbps (push-pull) under those conditions.
How does OE pin behavior differ between TXS0104VRUTR and other level shifters?
The OE pin of TXS0104VRUTR is referenced exclusively to VCCA, not VCCB or an independent supply. This means OE must be driven by the A-port voltage domain. Pulling OE low disables all I/Os into high-impedance state within 250ns (tdis), and pulling OE high enables translation after 200ns (ten). This VCCA-referenced design simplifies control in systems where OE is managed by the lower-voltage processor side.
Is TXS0104VRUTR suitable for I²C bus translation?
Yes - TXS0104VRUTR is explicitly designed for open-drain applications like I²C. It meets 2Mbps maximum data rate requirements across its full VCCB range (2.3V–5.5V), includes integrated 10kΩ pullups eliminating external resistors, and maintains <1ns output skew across all four channels to preserve I²C timing margins. Its ±5000V HBM rating on the B port also enhances system-level ESD resilience for peripheral-facing I²C lines.
What happens if VCCA exceeds VCCB during normal operation of TXS0104VRUTR?
TXS0104VRUTR requires VCCA ≤ VCCB during active operation per datasheet Section 7.3.3. Violating this condition risks forward-biasing internal protection diodes, increasing ICCA/ICCB supply currents beyond specification (e.g., >15µA combined), degrading VOL/VOH accuracy, and potentially causing latch-up under sustained overvoltage. While power-up sequencing is flexible, runtime VCCA > VCCB is not supported and must be prevented by system-level voltage monitoring or regulator configuration.
TXS0104VRUTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Translator Type:
- Voltage Level
- Channel Type:
- Bidirectional
- Number of Circuits:
- 1
- Channels per Circuit:
- 4
- Voltage - VCCA:
- 1.65 V ~ 3.6 V
- Voltage - VCCB:
- 2.3 V ~ 5.5 V
- Input Signal:
- -
- Output Signal:
- -
- Output Type:
- Open Drain, Push-Pull, Tri-State
- Data Rate:
- 24Mbps
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 12-UFQFN
TXS0104VRUTR FAQ
1.How can I place an order for TXS0104VRUTR through Aetrix?
Please submit a Request for Quotation (RFQ) for TXS0104VRUTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TXS0104VRUTR reliable?
The price and inventory of TXS0104VRUTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TXS0104VRUTR is usually 5 days.
3.What payment methods are accepted for TXS0104VRUTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TXS0104VRUTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TXS0104VRUTR?
TXS0104VRUTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TXS0104VRUTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TXS0104VRUTR?
For technical support, including TXS0104VRUTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TXS0104VRUTR requirements.
6.How does Aetrix verify that TXS0104VRUTR is sourced from the original manufacturer or authorized distributors?
All TXS0104VRUTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TXS0104VRUTR meets industry standards.
7.What is the process for return or replacement of TXS0104VRUTR?
All TXS0104VRUTR units undergo pre-shipment inspection (PSI). If there is an issue with TXS0104VRUTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TXS0104VRUTR part is unused and in its original packaging.
Return procedure for TXS0104VRUTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TXS0104VRUTR Tags

-
74LVC1T45GW,125
Nexperia USA Inc.
-
74LVCH2T45DC,125
Nexperia USA Inc.

-
SN74LVC1T45DBVR
Texas Instruments

-
SN74LVC1T45DRLR
Texas Instruments

-
SN74LVC1T45DPKR
Texas Instruments

-
SN74LVC2T45DCTR
Texas Instruments

-
74LVC2T45GT,115
Nexperia USA Inc.

-
SN74LVC1T45YZPR
Texas Instruments

-
LSF0102DCUR
Texas Instruments

-
SN74LVC1T45DCKR
Texas Instruments

-
TXS0102DCTR
Texas Instruments

-
FXLP34P5X
onsemi
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

