Texas Instruments TXS02612RTWR
- Part No.:
- TXS02612RTWR
- Manufacturer:
- Texas Instruments
- Category:
- Specialized
- Package:
- 24-WFQFN Exposed Pad
- Datasheet:
-
TXS02612RTWR.pdf
- Description:
- IC INTERFACE SPECIALIZED 24WQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,747
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TXS02612RTWR from Texas Instruments is a 6-to-12 SDIO port expander with integrated voltage-level translation across three independent supply rails (VCCA, VCCB0, VCCB1), supporting 1.1 V to 3.6 V operation per rail. It implements a 6-channel SPDT switch architecture to route SDIO signals (CLK, CMD, DAT0–DAT3) between one A-port (baseband) and two selectable B-ports (e.g., SD card + Bluetooth/WLAN peripheral), enabling dual-SDIO-peripheral connectivity in mobile handsets.
For engineers reviewing the TXS02612RTWR datasheet, TXS02612RTWR pinout, TXS02612RTWR application, or TXS02612RTWR equivalent, this device addresses critical SDIO interface expansion needs where voltage mismatch exists between baseband processors and peripherals, requiring precise timing skew control (<0.7 ns channel-to-clock), low propagation delay (as low as 3.0 ns), and robust ESD protection (±8-kV contact discharge on B ports).
Technical Context
The TXS02612RTWR uses bidirectional CMOS switch topology with integrated level-shifting circuitry that dynamically adjusts pull-up resistance (70 kΩ ±30% when deselected) and supports push-pull or open-drain driving modes. Its SEL input-referenced to VCCA-controls B0/B1 port selection, with unselected B-port clock held low and data/command lines weakly pulled to their respective VCCB rail.
Internal architecture separates A-port and B-port signal paths with dedicated speed-up circuitry for A-to-B and B-to-A translation, and includes independent power domains with no internal connection between VCCA, VCCB0, and VCCB1. Power-up sequencing mandates grounding first, then VCCA, then VCCB0/VCCB1 to prevent bus contention or excessive current.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.1 V to 3.6 V per rail (VCCA, VCCB0, VCCB1) - enables mixed-voltage SDIO system integration without external level shifters. |
| Max Data Rate | 120 Mbps (push-pull) - supports high-speed SDIO mode (e.g., SDIO 3.0 UHS-I signaling) on both B0 and B1 ports. |
| Propagation Delay | 3.0 ns (CLKA to CLKB, VCCA=3.3 V, VCCB=3.3 V) - ensures tight timing alignment for SDIO clock distribution. |
| Channel-to-Clock Skew | 1.14 ns max (push-pull, VCCA=3.3 V, VCCB=3.3 V) - maintains setup/hold margin for command/data relative to clock edges. |
| ESD Protection | ±8-kV contact discharge (IEC 61000-4-2) on B ports - protects SDIO peripherals from handling-induced ESD events. |
| Operating Temperature | –40°C to +85°C - qualified for industrial and mobile handset environments. |
| Package | 24-pin WQFN (RTW), 4 mm × 4 mm, 0.5 mm pitch - compact footprint suitable for space-constrained smartphone PCBs. |
Pinout & Package
TXS02612RTWR is housed in a 24-pin Wettable Flank Quad Flat No-Lead (WQFN) package (RTW), 4 mm × 4 mm, 0.5 mm pitch, with exposed center pad that must be connected to ground or left electrically open. Pin numbering follows top-view layout with Pin 1 at Q2 quadrant per tape-and-reel specification.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DAT0A–DAT3A, CMDA, CLKA | A-port SDIO interface signals | Connect to baseband processor; referenced to VCCA; bidirectional I/O with level translation. |
| DAT0B0–DAT3B0, CMDB0, CLKB0 | B0-port SDIO interface signals | Connect to first SDIO peripheral (e.g., SD memory card); referenced to VCCB0. |
| DAT0B1–DAT3B1, CMDB1, CLKB1 | B1-port SDIO interface signals | Connect to second SDIO peripheral (e.g., WLAN module); referenced to VCCB1. |
| SEL | Port select control input | Low = route A-port to B0; High = route A-port to B1; referenced to VCCA. |
| VCCA, VCCB0, VCCB1 | Independent supply rails | Enable independent voltage domain operation; no internal rail coupling; each supports 1.1–3.6 V. |
| GND (Pins 2, 11) | Ground reference | Common return path; exposed center pad must be grounded or floated per design requirements. |
Key Features
| Feature | Design Value |
|---|---|
| 6-to-12 demultiplexer/multiplexer | Routes full SDIO 4-bit data bus + CMD + CLK from single A-port to either B0 or B1 port, eliminating need for discrete switches. |
| Built-in level translation | Eliminates external voltage translators between baseband (e.g., 1.8 V) and peripherals operating at 1.2 V, 2.5 V, or 3.3 V. |
| Independent B-port power domains | VCCB0 and VCCB1 can operate at different voltages simultaneously, enabling heterogeneous peripheral support (e.g., SD card @ 3.3 V + Bluetooth @ 1.8 V). |
| Controlled weak pull-ups on deselected port | 70 kΩ ±30% resistors pull B-port DAT/CMD lines to VCCBx when unselected - prevents floating inputs while minimizing leakage. |
| Latch-up immunity | Exceeds 100 mA per JESD 78 Class II - ensures robustness in noisy mobile environments with transient coupling. |
Applications
| Smartphone Baseband Expansion | Multi-Peripheral SDIO Hub |
|---|---|
Use Scenario: Expanding a single SDIO interface on an application processor to concurrently support both an embedded eMMC and a Wi-Fi/BT combo module. IC Role / Device Role / Timing Role: Acts as a bidirectional, level-translating SDIO multiplexer with sub-4 ns propagation delay and <1.2 ns channel-to-clock skew to preserve signal integrity. Use Value: Enables dual high-speed SDIO peripheral attachment without redesigning baseband SoC I/O or adding discrete level shifters and switches. | Use Scenario: Connecting a cellular modem's SDIO port to separate SD memory card and GPS receiver in a ruggedized handheld terminal. IC Role / Device Role / Timing Role: Provides isolated B0 and B1 power domains (VCCB0/VCCB1) allowing SD card (3.3 V) and GPS (1.8 V) to coexist on same SDIO bus. Use Value: Eliminates risk of voltage conflict and simplifies power sequencing by decoupling peripheral supply requirements from baseband voltage. |
| Mobile Handset SDIO Switching | SDIO Peripheral Multiplexing in Wearables |
Use Scenario: Dynamically switching SDIO connectivity between NFC controller and digital TV tuner in a feature phone platform. IC Role / Device Role / Timing Role: Uses SEL-controlled SPDT switching with fast enable/disable times (<10 ns) and automatic weak pull-up activation on deselected port. Use Value: Prevents bus contention during switching and ensures clean signal transitions without software-driven GPIO coordination. | Use Scenario: Sharing one SDIO interface among heart-rate sensor, motion coprocessor, and secure element in a smartwatch. IC Role / Device Role / Timing Role: Delivers 120 Mbps data rate and ±8-kV IEC 61000-4-2 ESD protection on B ports to withstand repeated wearable device handling. Use Value: Reduces BOM count and PCB area versus discrete switch + translator solutions while meeting consumer ESD compliance requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar SDIO port expansion applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TXS02612ZQSR | Identical functionality and electrical specs; differs only in ZQS VFBGA package (6×5 ball array, 0.65 mm pitch) vs. RTW WQFN. | ZQS offers higher I/O density but requires microvia routing and tighter assembly process control; RTW supports easier rework and optical inspection. | Select TXS02612ZQSR only if board space is extremely constrained and BGA assembly capability is available. |
| TS3USB30E | 3-channel USB 2.0 switch with 500-Mbps bandwidth; lacks SDIO-specific features (dual B-ports, independent VCCB rails, SEL logic, weak pull-ups). | Designed for USB signal routing-not SDIO protocol-aware; no CMD/CLK handling or multi-peripheral arbitration logic. | TS3USB30E is not a functional substitute; use only for USB signal switching, not SDIO expansion. |
Compared with TXS02612ZQSR, the TXS02612RTWR provides identical SDIO switching performance in a more manufacturable WQFN package, while TS3USB30E serves a fundamentally different interface protocol and cannot replace TXS02612RTWR in SDIO applications.
Availability
TXS02612RTWR is available at Aetrix Electronics and suitable for smartphone baseband expansion, multi-peripheral SDIO hub designs, and mobile handset SDIO switching requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for TXS02612RTWR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and connectivity technologies, with leadership in interface and power management ICs for portable electronics.
The TXS02612RTWR belongs to TI's SDIO port expander product line, designed specifically to solve voltage-domain bridging and interface multiplexing challenges in mobile and wireless devices with multiple SDIO peripherals.
FAQ
What is the primary function of the TXS02612RTWR in an SDIO system?
The TXS02612RTWR functions as a 6-to-12 SDIO port expander that routes a single baseband SDIO interface (CLK, CMD, DAT0–DAT3) to either of two independent peripheral ports (B0 or B1) using SEL-controlled SPDT switching. It integrates voltage-level translation across three isolated supply rails (VCCA, VCCB0, VCCB1), enabling interoperability between baseband processors and SDIO peripherals operating at different voltages - all within the TXS02612RTWR's specified 1.1 V to 3.6 V range per rail.
How does the TXS02612RTWR handle power sequencing to avoid bus contention?
The TXS02612RTWR requires strict power-up sequencing: (1) GND must be connected first; (2) VCCA is powered next to initialize internal SEL logic; (3) SEL is then set high or low depending on desired B-port; (4) VCCB0 and VCCB1 are applied last. This sequence prevents undefined states, excessive supply current, or oscillations. The TXS02612RTWR datasheet explicitly defines this order to ensure reliable operation - deviating risks malfunction or damage during startup.
What is the maximum supported SDIO data rate for the TXS02612RTWR?
The TXS02612RTWR supports up to 120 Mbps for command and data signals under push-pull driving conditions across all VCCA/VCCB combinations (1.1 V to 3.6 V). This meets the timing requirements of high-speed SDIO modes including SDIO 3.0 UHS-I. Clock frequency is rated up to 60 MHz under the same conditions. Open-drain operation limits data rate to 2 Mbps - intended only for legacy or low-speed peripherals.
Does the TXS02612RTWR provide ESD protection, and if so, what level?
Yes, the TXS02612RTWR provides robust ESD protection: ±8-kV contact discharge per IEC 61000-4-2 on all B-port pins (DATxB0/B1, CMDB0/B1, CLKB0/B1), and 2-kV HBM (Human-Body Model) on A-port pins. This level of protection is specifically engineered for direct connection to handheld device peripherals subject to frequent handling, ensuring reliability without requiring additional external ESD components on the B-side interface.
Can the TXS02612RTWR operate with different supply voltages on VCCB0 and VCCB1 simultaneously?
Yes, the TXS02612RTWR supports independent operation of VCCB0 and VCCB1 at different voltages - for example, VCCB0 = 3.3 V for an SD memory card and VCCB1 = 1.8 V for a Bluetooth module - while both remain within the 1.1 V to 3.6 V range. There is no internal connection between the two B-port supplies, and the device maintains full signal integrity and level translation for each domain independently, as confirmed in the functional description and recommended operating conditions table.
TXS02612RTWR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 24-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Cell Phone
- Interface:
- SDIO
- Voltage - Supply:
- 1.1V ~ 3.6V
- Supplier Device Package:
- 24-WQFN (4x4)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
TXS02612RTWR FAQ
1.How can I place an order for TXS02612RTWR through Aetrix?
Please submit a Request for Quotation (RFQ) for TXS02612RTWR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TXS02612RTWR reliable?
The price and inventory of TXS02612RTWR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TXS02612RTWR is usually 5 days.
3.What payment methods are accepted for TXS02612RTWR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TXS02612RTWR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TXS02612RTWR?
TXS02612RTWR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TXS02612RTWR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TXS02612RTWR?
For technical support, including TXS02612RTWR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TXS02612RTWR requirements.
6.How does Aetrix verify that TXS02612RTWR is sourced from the original manufacturer or authorized distributors?
All TXS02612RTWR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TXS02612RTWR meets industry standards.
7.What is the process for return or replacement of TXS02612RTWR?
All TXS02612RTWR units undergo pre-shipment inspection (PSI). If there is an issue with TXS02612RTWR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TXS02612RTWR part is unused and in its original packaging.
Return procedure for TXS02612RTWR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TXS02612RTWR Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
