My Inquiry
My Account
Texas Instruments UCC20520DW
- Part No.:
- UCC20520DW
- Manufacturer:
- Texas Instruments
- Category:
- Isolators - Gate Drivers
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
UCC20520DW.pdf
- Description:
- DGTL ISO 5.7KV 2CH GT DVR 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:1,470
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCC20520DW from Texas Instruments is a reinforced-isolated dual-channel gate driver with single PWM input, 4-A peak source / 6-A peak sink output capability, 19-ns typical propagation delay, and 5.7-kVRMS isolation rating. It drives power MOSFETs, IGBTs, and SiC MOSFETs in high-frequency half-bridge topologies up to 5 MHz in server power supplies and solar inverters.
For engineers reviewing the UCC20520DW datasheet, UCC20520DW pinout, UCC20520DW application, or UCC20520DW equivalent, key selection criteria include CMTI >100 V/ns, programmable dead time (0–1500 ns), dual independent 25-V output supply rails (VDDA/VDDB), and SOIC-16 wide-body package with 8-mm creepage/clearance for reinforced safety compliance.
Technical Context
The UCC20520DW integrates a reinforced capacitive isolation barrier between primary-side logic (VCCI, PWM, DIS, DT) and two functionally isolated secondary-side drivers (OUTA/VDDA/VSSA and OUTB/VDDB/VSSB), enabling ±1500-VDC working voltage across channels. Its single-input architecture generates complementary outputs with user-adjustable dead time via external resistor on DT pin.
Internal UVLO protection operates independently on VCCI (2.55–2.85 V turn-on), VDDA (8–9 V), and VDDB (8–9 V); fast disable response (<100 ns) forces both outputs low when DIS is high; and noise rejection blocks transients <5 ns. All pins support TTL/CMOS logic thresholds and operate across –40°C to +125°C ambient.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Rating | 5.7-kVRMS reinforced (UL 1577, VDE 0884-11), 8000-VPK surge immunity |
| Output Drive Strength | 4-A peak source / 6-A peak sink per channel - enables fast switching of 1000-V SiC MOSFETs with <16-ns rise/fall times |
| Propagation Delay | 19-ns typical (tPDLH/tPDHL) - supports >5-MHz PWM operation with tight timing control |
| CMTI | >100 V/ns - maintains signal integrity in high-dV/dt environments like motor drives and inverters |
| Dead Time Range | 0 ns (DT tied to VCCI) to 1500 ns (RDT = 500 kΩ) - prevents shoot-through in half-bridge configurations |
| Supply Ranges | VCCI: 3–18 V (TTL/CMOS compatible); VDDA/VDDB: 9.2–25 V - interfaces directly with analog controllers and digital MCUs |
| Operating Temperature | –40°C to +125°C ambient - qualified for industrial and automotive on-board charger applications |
Pinout & Package
UCC20520DW uses an industry-standard wide-body SOIC-16 (DW) package measuring 10.30 mm × 7.50 mm, with 8.0-mm minimum creepage and clearance for reinforced isolation compliance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PWM (Pin 1) | Primary-side input | TTL/CMOS-compatible gate trigger; internally pulled low if open - eliminates need for external pull-down in most MCU interfaces |
| DISABLE (Pin 5) | Global shutdown control | Active-high logic; asserts within <100 ns to force both outputs low - critical for fault-safe power sequencing |
| DT (Pin 6) | Dead time programming | Resistor-to-GND sets dead time (10 × RDT in kΩ); open = <15 ns, tied to VCCI = 0 ns - enables precise shoot-through prevention |
| GND (Pin 4) | Primary-side reference | Ground return for VCCI, PWM, DIS, DT - must be star-connected to minimize noise coupling into isolation barrier |
| VCCI (Pins 3 & 8) | Primary-side supply | 3–18-V input rail; dual pins reduce impedance and improve decoupling - supports direct connection to 3.3-V or 5-V controller logic |
| OUTA (Pin 15) | Secondary-side A output | In-phase gate drive output; 4-A source / 6-A sink - drives high-side switch in half-bridge with minimal Miller-induced oscillation |
| VDDA (Pin 16) | A-channel supply | 9.2–25-V bias for OUTA; UVLO threshold 8–9 V - ensures robust turn-on even under brownout conditions |
| VSSA (Pin 14) | A-channel ground | Isolated return for VDDA/OUTA - must be routed separately from primary GND to preserve isolation integrity |
| OUTB (Pin 10) | Secondary-side B output | Complementary output to OUTA with programmed dead time - drives low-side switch with matched propagation delay (≤5 ns mismatch) |
| VDDB (Pin 11) | B-channel supply | 9.2–25-V bias for OUTB; independent UVLO - allows asymmetric rail configuration for optimized efficiency |
| VSSB (Pin 9) | B-channel ground | Isolated return for VDDB/OUTB - functional isolation between VSSA and VSSB enables ±1500-VDC differential operation |
| NC (Pins 2, 7, 12, 13) | No-connect terminals | Internally unconnected; must remain floating - no routing or soldering required to maintain isolation reliability |
Key Features
| Feature | Design Value |
|---|---|
| Reinforced isolation barrier | 5.7-kVRMS rating with >40-year lifetime and 100-V/ns CMTI - meets DIN VDE 0884-11 and UL 1577 for safety-critical AC/DC and EV systems |
| Programmable dead time | 0–1500 ns via single external resistor (RDT) - eliminates need for external logic or timing ICs in half-bridge designs |
| Dual independent output supplies | VDDA and VDDB each support 9.2–25 V with separate UVLO - enables asymmetric gate drive (e.g., 15 V high-side / 12 V low-side) |
| Fast disable with fail-safe logic | <100 ns response; primary-side failure forces both outputs low - prevents unintended conduction during controller faults |
| Noise-immune input filtering | Rejects transients <5 ns - suppresses EMI-induced false triggering in noisy industrial environments |
| Wide VCCI interface range | 3–18 V logic compatibility - interoperates with 3.3-V FPGAs, 5-V microcontrollers, and 12-V analog PWM generators without level shifters |
Applications
| Server & Telecom Power | Solar DC-to-AC Inverters |
|---|---|
Use Scenario: Isolated 3.3-kW LLC resonant converter in 1U server PSU with SiC MOSFETs. IC Role / Device Role / Timing Role: Dual-channel gate driver providing complementary, dead-time-controlled outputs to high- and low-side SiC switches at 700 kHz. Use Value: 19-ns propagation delay and ≤5-ns delay matching enable precise zero-voltage switching (ZVS) timing, reducing switching losses by >15% vs. legacy drivers. |
Use Scenario: Three-phase string inverter using six UCC20520DW units (two per phase) driving 1200-V SiC modules. IC Role / Device Role / Timing Role: Reinforced-isolated gate driver delivering 4-A/6-A peak current with >100-V/ns CMTI in high-dV/dt bridge legs. Use Value: 8000-VPK surge rating and 1500-VDC working voltage withstand capability ensure reliability in outdoor PV installations with lightning-induced transients. |
| Industrial Motor Drives | EV On-Board Chargers |
Use Scenario: 22-kW permanent magnet motor drive with field-oriented control and active short-circuit protection. IC Role / Device Role / Timing Role: Half-bridge driver with programmable dead time and fast disable for torque ripple minimization and fault containment. Use Value: Resistor-programmed dead time (adjustable from 0 to 1500 ns) eliminates shoot-through risk across temperature and load variations without firmware tuning. |
Use Scenario: Bidirectional OBC using dual-active-bridge topology with GaN HEMTs operating at 1 MHz. IC Role / Device Role / Timing Role: High-speed isolated gate driver supporting 5-MHz PWM with 6-ns pulse-width distortion for precise phase-shift control. Use Value: 6-ns max pulse-width distortion preserves duty cycle fidelity across channels, enabling >97% conversion efficiency in high-frequency DAB converters. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel isolated gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si8273BD-D-IS | 3.3-A/4-A drive, 25-ns propagation delay, 5-kVRMS isolation, 30-V max VDD, no programmable dead time | Lacks resistor-adjustable dead time; requires external logic for shoot-through prevention | Preferred where lower drive strength suffices and board space constraints favor smaller SOIC-16 footprint |
| ADUM4223BRIZ | 4-A/6-A drive, 35-ns propagation delay, 5-kVRMS isolation, 30-V max VDD, fixed 100-ns dead time | Fixed dead time limits flexibility in ZVS/ZCS topologies requiring fine-tuned timing | Chosen when integrated isolated power channel (iCoupler) eliminates need for separate VDDA/VDDB supplies |
Compared with Si8273BD-D-IS and ADUM4223BRIZ, the UCC20520DW delivers superior timing precision (19-ns delay, 6-ns pulse-width distortion), full dead time programmability (0–1500 ns), and higher VDD tolerance (25 V), making it optimal for high-efficiency SiC/GaN systems demanding tight gate timing control and design flexibility.
Availability
UCC20520DW is available at Aetrix Electronics and suitable for server PSUs, solar inverters, and EV on-board chargers requiring stable component supply, long-term lifecycle support, and reinforced isolation certification.
Supply support for UCC20520DW includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with over 90 years of innovation in high-reliability industrial and automotive solutions.
The UCC20520DW belongs to TI's high-performance isolated gate driver product line, engineered specifically for high-efficiency, high-density power conversion systems using wide-bandgap transistors in datacenter, renewable energy, and electric vehicle applications.
FAQ
What is the maximum operating frequency supported by the UCC20520DW?
The UCC20520DW supports PWM frequencies up to 5 MHz, enabled by its 19-ns typical propagation delay, 6-ns pulse-width distortion, and 16-ns typical rise/fall times (with 1.8-nF load). This makes the UCC20520DW suitable for high-frequency topologies including resonant LLC converters and GaN-based power supplies where timing precision is critical to efficiency.
Does the UCC20520DW require external components for basic operation?
Yes - the UCC20520DW requires local decoupling: a 0.1-µF ceramic capacitor from VCCI to GND (Pins 3/8 to Pin 4), and separate 1-µF capacitors from VDDA to VSSA (Pins 16/14) and VDDB to VSSB (Pins 11/9). The DT pin also needs an external resistor (500 Ω to 500 kΩ) to GND for programmable dead time; leaving it open sets dead time to <15 ns.
How does the DISABLE pin function on the UCC20520DW?
The DISABLE pin (Pin 5) is active-high: asserting it high shuts down both OUTA and OUTB simultaneously within <100 ns. When left open or grounded, the internal pull-down activates normal operation. This fast, hardware-level shutdown is essential for fault containment in motor drives and UPS systems - and the UCC20520DW further enhances safety by forcing both outputs low upon primary-side logic failure.
What safety certifications apply to the UCC20520DW?
The UCC20520DW holds reinforced isolation certifications including UL 1577 (5700 VRMS, 1 min), VDE EN IEC 60747-17 (DIN VDE V 0884-11:2017-01, 8000 VPK), CSA (IEC 62368-1, IEC 60601-1), and CQC (GB4943.1-2011). These validate its use in medical, industrial, and EV applications requiring double insulation and high transient immunity.
Can the UCC20520DW drive both SiC MOSFETs and IGBTs?
Yes - the UCC20520DW is explicitly designed to drive SiC MOSFETs, silicon IGBTs, and power MOSFETs. Its 4-A peak source / 6-A peak sink output current, 25-V maximum VDDA/VDDB, and fast switching characteristics (≤16-ns rise/fall) provide sufficient gate charge delivery and voltage headroom for high-threshold SiC devices (e.g., 1200-V C3M series) and high-current IGBT modules in motor drives and inverters.
UCC20520DW Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Last Time Buy
- Technology:
- Capacitive Coupling
- Number of Channels:
- 2
- Voltage - Isolation:
- 5700Vrms
- Common Mode Transient Immunity (Min):
- 100V/ns
- Propagation Delay tpLH / tpHL (Max):
- 30ns, 30ns
- Pulse Width Distortion (Max):
- 5ns
- Rise / Fall Time (Typ):
- 6ns, 7ns
- Current - Output High, Low:
- 4A, 6A
- Current - Peak Output:
- -
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- 9.2V ~ 25V
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
- Approval Agency:
- CQC, CSA, UR, VDE
UCC20520DW FAQ
1.How can I place an order for UCC20520DW through Aetrix?
Please submit a Request for Quotation (RFQ) for UCC20520DW on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCC20520DW reliable?
The price and inventory of UCC20520DW are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCC20520DW is usually 5 days.
3.What payment methods are accepted for UCC20520DW?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCC20520DW transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCC20520DW?
UCC20520DW orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCC20520DW order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCC20520DW?
For technical support, including UCC20520DW datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCC20520DW requirements.
6.How does Aetrix verify that UCC20520DW is sourced from the original manufacturer or authorized distributors?
All UCC20520DW products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCC20520DW meets industry standards.
7.What is the process for return or replacement of UCC20520DW?
All UCC20520DW units undergo pre-shipment inspection (PSI). If there is an issue with UCC20520DW, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCC20520DW part is unused and in its original packaging.
Return procedure for UCC20520DW:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCC20520DW Tags
.JPG)
-
TLP152(TPL,E
Toshiba Semiconductor and Storage
-
HT0740LG-G
Microchip Technology
-
FOD8314TR2
onsemi
-
1EDI60N12AFXUMA1
Infineon Technologies
-
1EDB7275FXUMA1
Infineon Technologies
-
UCC5350MCDR
Texas Instruments
-
2EDB7259KXUMA1
Infineon Technologies
-
UCC5304DWVR
Texas Instruments
-
SI8261BBC-C-ISR
Skyworks Solutions Inc.
-
HT0440LG-G
Microchip Technology
-
HCPL-0302-500E
Broadcom Limited
-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
