My Inquiry
My Account
Texas Instruments UCC21330CQDRQ1
- Part No.:
- UCC21330CQDRQ1
- Manufacturer:
- Texas Instruments
- Category:
- Isolators - Gate Drivers
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
UCC21330CQDRQ1.pdf
- Description:
- AUTOMOTIVE, 3KVRMS 4A/6A TWO-CHA
- Quantity:
- Payment:
- Shipping:
Inventory:3,879
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCC21330CQDRQ1 from Texas Instruments is an AEC-Q100 Grade 1 automotive-certified isolated dual-channel gate driver with 4A peak source / 6A peak sink output drive strength, 3kVRMS reinforced isolation, and ≥125V/ns common-mode transient immunity (CMTI). It supports dual low-side, dual high-side, or half-bridge configurations and operates across –40°C to +150°C junction temperature for driving SiC, GaN, IGBT, and MOSFET power stages in high-reliability traction inverters and on-board chargers.
For engineers reviewing the UCC21330CQDRQ1 datasheet, UCC21330CQDRQ1 pinout, UCC21330CQDRQ1 application, or UCC21330CQDRQ1 equivalent, key selection criteria include its 12V UVLO option (13.5V turn-on threshold), programmable dead time via external resistor, fast disable functionality, and SOIC-16 D-package isolation barrier compliance per VDE 0884-17 and UL 1577.
Technical Context
The UCC21330CQDRQ1 implements galvanically isolated input-to-output signal transmission using capacitive isolation technology, with separate primary-side (VCCI/GND) and dual independent secondary-side supplies (VDDA/VSSA and VDDB/VSSB). Its architecture enables independent control of two output channels while maintaining >125V/ns CMTI under fast-switching conditions typical in 800V EV power systems.
It integrates resistor-programmable dead time (DT pin), TTL/CMOS-compatible inputs with internal pull-downs, active output pull-down during fault conditions, and UVLO protection on all three supply rails (VCCI, VDDA, VDDB). The device supports simultaneous disable via DIS pin with <80ns response delay and includes a 5ns input deglitch filter.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Rating | 3kVRMS reinforced isolation per VDE 0884-17 and UL 1577; enables safe operation in 800V DC-link systems with creepage/clearance >4mm. |
| Output Drive Strength | 4A peak source / 6A peak sink per channel; sufficient to drive 1200V SiC MOSFETs with <10ns rise/fall times into 1.8nF load. |
| VDD UVLO Threshold | 12V UVLO option: 11.7–13.3V rising threshold (13.5V recommended min supply); prevents erratic switching during brownout. |
| Propagation Delay | 26–45ns typical; tight matching ≤5ns pulse-width distortion and ≤6.5ns inter-channel delay mismatch ensures precise timing in phase-shifted topologies. |
| CMTI | ≥125V/ns minimum; maintains signal integrity during dV/dt transients up to ±1500V on isolated grounds in high-noise motor drive environments. |
| Operating Temperature | –40°C to +150°C junction range; qualified per AEC-Q100 Grade 1 for under-hood automotive applications including HVAC compressors and DC-DC converters. |
| Package | 16-pin SOIC (D package); surface-mount footprint compatible with IPC-7351B standard; 10.3mm × 7.5mm body size with 1.27mm pitch. |
Pinout & Package
UCC21330CQDRQ1 uses a 16-pin SOIC (D package) with reinforced capacitive isolation barrier separating primary-side (pins 1–8) and secondary-side (pins 9–16) domains. Pin 1 (INA) and pin 2 (INB) accept TTL/CMOS logic inputs; pins 15 (OUTA) and 10 (OUTB) deliver gate drive outputs referenced to VSSA and VSSB respectively. The DT pin (6) sets dead time via external resistor; DIS (5) provides synchronous shutdown.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| INA (1) | Primary-side digital input | TTL/CMOS-compatible channel A gate command; internally pulled low if floating; requires RC filtering for noise immunity in noisy ECU environments. |
| INB (2) | Primary-side digital input | TTL/CMOS-compatible channel B gate command; identical electrical behavior to INA; supports independent or complementary PWM control. |
| VCCI (3, 8) | Primary-side bias supply | 3.0–5.5V logic supply powering input circuitry and isolator transmitter; must be decoupled locally with low-ESR capacitor. |
| GND (4) | Primary-side reference ground | Return path for VCCI and input signals; must be separated from power ground to maintain isolation integrity. |
| DIS (5) | Global disable control | Active-high shutdown: forces both OUTA and OUTB low when asserted; internally pulled high if unconnected; RC filtering recommended. |
| DT (6) | Dead time programming | Resistor-connected pin enabling adjustable non-overlap between OUTA/OUTB; 0Ω–150Ω yields interlock; 1.7kΩ–100kΩ sets 86–487ns dead time. |
| OUTA (15) | Secondary-side gate output A | High-current driver output referenced to VSSA; delivers 4A source / 6A sink into gate capacitance; includes active pull-down during faults. |
| OUTB (10) | Secondary-side gate output B | Identical drive capability to OUTA; independent VSSB reference allows split-rail or floating half-bridge configurations. |
| VDDA (16) | Secondary-side supply A | 13.5–25V bias for channel A output stage; UVLO protects against insufficient gate voltage; decouple locally to VSSA. |
| VDDB (11) | Secondary-side supply B | 13.5–25V bias for channel B output stage; independent regulation enables asymmetric rail designs in multi-phase converters. |
| VSSA (14) | Secondary-side ground A | Return for VDDA and OUTA; electrically isolated from VSSB to support high-side switching without level-shifting. |
| VSSB (9) | Secondary-side ground B | Return for VDDB and OUTB; maintains isolation barrier integrity between dual output domains. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent isolated outputs | Enables flexible topology support - dual low-side, dual high-side, or half-bridge - without external level shifters or bootstrap components. |
| Programmable dead time | External resistor on DT pin sets precise non-overlap (86–487ns) between OUTA/OUTB, eliminating shoot-through risk in hard-switched inverters. |
| Fast disable with glitch immunity | DIS pin shuts down both outputs within 48ns max; integrated 5ns input filter rejects EMI-induced false triggers in automotive EMI environments. |
| Reinforced isolation compliance | Meets VDE 0884-17 (VIOWM = 850VRMS AC / 1200VDC) and UL 1577 (3000VRMS), supporting functional safety requirements up to ASIL-B. |
| Automotive-grade reliability | AEC-Q100 Grade 1 qualification, 150°C max junction temperature, and 100% production surge testing (6500VPK) ensure long-term operation in harsh under-hood conditions. |
Applications
| On-board Battery Charger | High-Voltage DC-DC Converter |
|---|---|
|
Use Scenario: Bidirectional 11kW OBC using dual active bridge (DAB) topology with 800V battery interface and 400V PDU coupling. IC Role / Device Role / Timing Role: Dual-channel isolated gate driver controlling primary and secondary side SiC MOSFETs; provides matched propagation delay and programmable dead time for ZVS optimization. Use Value: Enables >97% peak efficiency by minimizing switching losses through precise timing control and robust CMTI performance during fast dV/dt transitions. |
Use Scenario: 3.3kW traction battery pre-charge and auxiliary power supply in BEV platforms requiring 800V-to-12V conversion. IC Role / Device Role / Timing Role: Half-bridge configured driver for high-side/low-side SiC switches in resonant LLC stage; leverages independent VDDA/VDDB rails for optimal gate voltage tuning. Use Value: Supports 1MHz+ switching frequency with <33ns propagation delay and <5ns pulse-width distortion, reducing magnetics size and improving power density. |
| Automotive HVAC Compressor Inverter | Body Electronics Motor Control |
|
Use Scenario: Variable-speed HVAC compressor drive operating at 400V DC-link with field-oriented control (FOC) and thermal derating. IC Role / Device Role / Timing Role: Dual low-side configuration driving IGBTs in 3-phase inverter leg; utilizes DIS pin for safe torque-off during fault events per ISO 26262. Use Value: Guarantees fail-safe shutdown within 80ns while maintaining >125V/ns CMTI during refrigerant pump current surges and EMI exposure. |
Use Scenario: Seat position actuator and power window motor control with integrated H-bridge and regenerative braking. IC Role / Device Role / Timing Role: Dual high-side configuration driving N-channel MOSFETs in half-bridge; uses VSSA/VSSB separation to eliminate floating ground issues in distributed body ECUs. Use Value: Reduces bill-of-materials by replacing discrete optocouplers and level shifters while meeting EMC Class 5 requirements per CISPR 25. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar isolated dual-channel gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC21330AQDRQ1 | 5V UVLO option (6.5V min VDD); lower drive strength headroom for 12V gate bias; same SOIC-16 package and pinout. | Better suited for 12V gate-drive systems with tighter supply margins; less margin for SiC gate overshoot suppression. | Select when system VDDA/VDDB is tightly regulated near 12V and UVLO hysteresis stability at low temperature is critical. |
| UCC21330BQDRQ1 | 8V UVLO option (9.2V min VDD); intermediate UVLO threshold; identical timing, isolation, and thermal specs. | Optimized for 15V gate-bias rails in industrial motor drives; balances noise immunity and startup reliability. | Choose for hybrid EV architectures where gate supply derives from 15V DC-DC with moderate ripple and transient tolerance. |
Compared with UCC21330AQDRQ1 and UCC21330BQDRQ1, the UCC21330CQDRQ1 provides highest UVLO threshold (13.5V min), maximizing noise immunity and gate-drive margin in high-dV/dt SiC systems - critical for reliable operation in 800V battery architectures without additional gate-voltage clamping.
Availability
UCC21330CQDRQ1 is available at Aetrix Electronics and suitable for on-board battery chargers, high-voltage DC-DC converters, and automotive HVAC inverters requiring stable component supply across extended temperature ranges and automotive lifecycle commitments.
Supply support for UCC21330CQDRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions with deep automotive qualification expertise and functional safety infrastructure.
The UCC21330x-Q1 family was engineered specifically for high-reliability automotive power conversion, emphasizing reinforced isolation, wide temperature operation, and programmable timing to meet ASIL-B requirements in traction, charging, and auxiliary power systems.
FAQ
What is the minimum recommended VDD supply voltage for UCC21330CQDRQ1?
The UCC21330CQDRQ1 features a 12V UVLO option with a specified rising threshold of 11.7–13.3V; Texas Instruments recommends a minimum VDD supply of 13.5V to ensure reliable startup and sustained operation across temperature and manufacturing variation. Operation below this level risks intermittent enablement or unintended shutdown during transients.
Does UCC21330CQDRQ1 support half-bridge configuration?
Yes, UCC21330CQDRQ1 supports half-bridge configuration by assigning one channel as high-side (OUTA referenced to VSSA) and the other as low-side (OUTB referenced to VSSB), with independent VDDA and VDDB supplies. Its programmable DT pin and matched propagation delays prevent shoot-through and enable precise dead-time control in hard-switched topologies.
How is dead time programmed on UCC21330CQDRQ1?
Dead time on UCC21330CQDRQ1 is set by connecting an external resistor (RDT) between the DT pin (6) and GND. For RDT = 10 kΩ, dead time is 86–112ns; for RDT = 20 kΩ, it is 167–203ns; and for RDT = 50 kΩ, it is 399–487ns. Floating or tying DT to VCCI disables dead time interlock, allowing output overlap.
What isolation certifications does UCC21330CQDRQ1 meet?
UCC21330CQDRQ1 meets VDE 0884-17 (reinforced insulation, VIOWM = 850VRMS AC / 1200VDC) and UL 1577 (3000VRMS withstand voltage), with certified creepage/clearance >4mm and CTI >400V. These ratings support functional safety compliance up to ASIL-B per ISO 26262 in automotive powertrain applications.
Can UCC21330CQDRQ1 drive silicon carbide (SiC) MOSFETs?
Yes, UCC21330CQDRQ1 is explicitly designed to drive SiC MOSFETs, with 4A peak source / 6A peak sink current, <33ns propagation delay, and ≥125V/ns CMTI - all critical for mitigating Miller-induced turn-on and ensuring clean switching in 800V SiC-based inverters and OBCs.
UCC21330CQDRQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Number of Channels:
- 1
- Voltage - Isolation:
- 3000Vrms
- Common Mode Transient Immunity (Min):
- 125V/ns
- Propagation Delay tpLH / tpHL (Max):
- 45ns, 45ns
- Pulse Width Distortion (Max):
- 5ns
- Rise / Fall Time (Typ):
- 8ns, 8ns
- Current - Output High, Low:
- 4A, 6A
- Current - Peak Output:
- 4A, 6A
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- 13.5V ~ 25V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 150°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
- Approval Agency:
- UL, VDE
UCC21330CQDRQ1 FAQ
1.How can I place an order for UCC21330CQDRQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for UCC21330CQDRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCC21330CQDRQ1 reliable?
The price and inventory of UCC21330CQDRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCC21330CQDRQ1 is usually 5 days.
3.What payment methods are accepted for UCC21330CQDRQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCC21330CQDRQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCC21330CQDRQ1?
UCC21330CQDRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCC21330CQDRQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCC21330CQDRQ1?
For technical support, including UCC21330CQDRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCC21330CQDRQ1 requirements.
6.How does Aetrix verify that UCC21330CQDRQ1 is sourced from the original manufacturer or authorized distributors?
All UCC21330CQDRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCC21330CQDRQ1 meets industry standards.
7.What is the process for return or replacement of UCC21330CQDRQ1?
All UCC21330CQDRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with UCC21330CQDRQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCC21330CQDRQ1 part is unused and in its original packaging.
Return procedure for UCC21330CQDRQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCC21330CQDRQ1 Tags
.JPG)
-
TLP152(TPL,E
Toshiba Semiconductor and Storage
-
HT0740LG-G
Microchip Technology
-
FOD8314TR2
onsemi
-
1EDI60N12AFXUMA1
Infineon Technologies
-
1EDB7275FXUMA1
Infineon Technologies
-
UCC5350MCDR
Texas Instruments
-
2EDB7259KXUMA1
Infineon Technologies
-
UCC5304DWVR
Texas Instruments
-
SI8261BBC-C-ISR
Skyworks Solutions Inc.
-
HT0440LG-G
Microchip Technology
-
HCPL-0302-500E
Broadcom Limited
-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
