My Inquiry
My Account
Texas Instruments UCC21520DW
- Part No.:
- UCC21520DW
- Manufacturer:
- Texas Instruments
- Category:
- Isolators - Gate Drivers
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
UCC21520DW.pdf
- Description:
- DGTL ISO 5.7KV 2CH GT DVR 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:105
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCC21520DW from Texas Instruments is a reinforced-isolated dual-channel gate driver IC designed to drive power MOSFETs, IGBTs, and SiC MOSFETs in high-voltage half-bridge, dual low-side, or dual high-side configurations. It delivers 4A peak source / 6A peak sink output current, features 33ns typical propagation delay, 6ns max pulse-width distortion, and >125V/ns common-mode transient immunity (CMTI), enabling robust switching in 5MHz-class power converters.
For engineers reviewing the UCC21520DW datasheet, UCC21520DW pinout, UCC21520DW application, or UCC21520DW equivalent, key selection criteria include its 5.7kVRMS reinforced isolation rating, programmable dead time (80–600ns), dual independent UVLO thresholds (5V or 8V options), and functional isolation supporting up to 1500VDC working voltage between secondary-side grounds.
Technical Context
The UCC21520DW implements galvanic isolation via a capacitive barrier with reinforced insulation per UL 1577 (5.7kVRMS/1min) and DIN EN IEC 60747-17 (8000VPK). Its dual-output architecture supports independent configuration-each channel can operate as low-side, high-side, or half-bridge-with internal functional isolation between VSSA and VSSB allowing ±1500V differential bias.
Control logic includes TTL/CMOS-compatible inputs (INA/INB), a dedicated disable pin (DIS) that forces both outputs low when asserted, and a programmable dead-time pin (DT) accepting resistor-based tuning (10kΩ–500kΩ) for precise overlap control. All supply rails-VCCI (3–18V), VDDA, and VDDB (up to 25V)-feature under-voltage lockout protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation rating | 5.7kVRMS for 1 minute (UL 1577); 8000VPK reinforced (DIN EN IEC 60747-17) |
| Peak output current | 4A source / 6A sink per channel - sufficient to drive 1200V SiC MOSFETs at >100kHz |
| Propagation delay | 33ns typical (26–45ns range) - enables tight timing control in high-frequency ZVS/ZCS topologies |
| CMTI | >125V/ns - maintains signal integrity in noisy high-dV/dt environments like motor drives and solar inverters |
| Dead time range | 80–600ns (programmable via external resistor on DT pin) - prevents shoot-through in half-bridge configurations |
| Input VCCI range | 3V to 18V - interfaces directly with 3.3V microcontrollers, 5V analog controllers, and industrial PLC logic |
| Operating junction temp | –40°C to +150°C - supports operation in sealed power modules and high-ambient industrial enclosures |
Pinout & Package
DW package: 16-pin SOIC (10.30mm × 7.50mm), surface-mount, creepage/clearance >8mm, reinforced isolation barrier between primary and secondary sides.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| INA, INB | Primary-side digital input | TTL/CMOS-compatible control signals for channels A and B; internally pulled low if floating |
| DIS | Global disable input | Active-high shutdown: forces both outputs low; recommended tied to GND for noise immunity if unused |
| DT | Dead time programming | Resistor-to-GND sets dead time (80–600ns); tie to VCCI for overlap mode |
| VCCI | Primary-side supply | 3–18V logic-side rail; dual pins (3 & 8) internally shorted; requires local 0.1µF decoupling |
| VDDA, VDDB | Secondary-side driver supplies | Up to 25V per channel; independent UVLO (5V or 8V option); each requires local 1µF decoupling |
| OUTA, OUTB | Gate drive outputs | 4A/6A capable outputs driving FET/IGBT gates; low 0.55Ω pull-down resistance improves turn-off speed |
| VSSA, VSSB | Secondary-side grounds | Functionally isolated grounds - supports up to 1500VDC differential voltage between them |
| GND | Primary-side ground reference | Reference for INA, INB, DIS, DT, and VCCI; must be separated from VSSA/VSSB by isolation barrier |
Key Features
| Feature | Design Value |
|---|---|
| Reinforced isolation barrier | 5.7kVRMS withstand (UL 1577) and 8000VPK surge rating - meets safety requirements for EV chargers and industrial AC-DC systems |
| Programmable dead time | Resistor-tuned (10kΩ–500kΩ) from 80ns to 600ns - eliminates need for external timing circuitry in half-bridge designs |
| Fast disable response | <100ns disable-to-output-low propagation - enables safe power sequencing and fault shutdown in UPS and motor drives |
| Dual independent UVLO | Separate 5V or 8V UVLO thresholds on VDDA/VDDB - ensures reliable gate drive even during asymmetric rail sag |
| High CMTI & surge immunity | >125V/ns CMTI and 10kV surge rating - sustains operation in high-noise EMI environments without false triggering |
Applications
| HEV/Battery Chargers | Isolated DC-DC Converters |
|---|---|
|
Use Scenario: Bidirectional OBC (on-board charger) in 800V BEV platforms using SiC MOSFETs in dual-active-bridge topology. IC Role / Device Role / Timing Role: Dual-channel isolated gate driver controlling high-side and low-side switches in primary and secondary bridges with synchronized dead time. Use Value: 33ns propagation delay matching and <6ns pulse-width distortion enable precise ZVS control across 100–300kHz switching, improving efficiency by ≥1.2% at full load. |
Use Scenario: 3.3kW telecom rectifier with LLC resonant converter and synchronous rectification on secondary side. IC Role / Device Role / Timing Role: Drives primary-side half-bridge and secondary-side synchronous rectifiers with independent VDDA/VDDB rails and isolated VSSA/VSSB references. Use Value: Functional isolation between VSSA and VSSB allows 1500VDC working voltage - enabling direct integration into high-ratio isolated topologies without auxiliary isolation components. |
| Motor Drive Inverters | Solar DC-AC Inverters |
|
Use Scenario: 15kW traction inverter for industrial servo drives using discrete 1200V IGBT modules. IC Role / Device Role / Timing Role: Configured as dual high-side driver with DESAT protection interface, leveraging fast disable and high CMTI for noise resilience near motor cables. Use Value: 125V/ns CMTI prevents false turn-on during 5kV/µs bus transients; 6A sink current ensures rapid IGBT turn-off even with Miller capacitance up to 15nF. |
Use Scenario: String-level 10kW photovoltaic inverter with transformerless topology and bipolar modulation. IC Role / Device Role / Timing Role: Controls split-phase H-bridge with programmable dead time to prevent shoot-through during polarity reversal of PV string voltage. Use Value: Resistor-programmed dead time (200ns typical) eliminates timing uncertainty from controller firmware delays - critical for meeting IEC 62109 anti-islanding requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel isolated gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si8273BD-D-IS | 3.75kVRMS isolation (UL 1577), 4A/4A drive, fixed 100ns dead time, no programmable DT pin | Limited to lower-voltage industrial AC-DC where 5.7kVRMS is not mandated; lacks VDD UVLO flexibility | Choose for cost-sensitive 400V systems where programmability and reinforced isolation are non-critical |
| ADUM4223BRWZ | 5kVRMS isolation (UL 1577), 4A/6A drive, no dead time control, integrated Miller clamp, higher quiescent current (4mA vs 2mA) | Better suited for IGBTs requiring active Miller clamping; less optimal for SiC due to lack of DT tuning | Prefer when Miller clamping is required for high-dV/dt IGBTs, but avoid where dead time precision is essential |
Compared with Si8273BD-D-IS and ADUM4223BRWZ, the UCC21520DW uniquely combines 5.7kVRMS reinforced isolation, resistor-programmable dead time, and dual UVLO options - making it the only choice for safety-certified, high-frequency SiC-based EV charging and industrial UPS designs requiring design margin and layout flexibility.
Availability
UCC21520DW is available at Aetrix Electronics and suitable for HEV battery chargers, isolated DC-DC converters, and motor drive inverters requiring stable component supply across extended product lifecycles and high-reliability manufacturing.
Supply support for UCC21520DW includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in high-reliability isolation and gate driver innovation.
The UCC21520DW belongs to TI's reinforced-isolated gate driver product line, engineered specifically for high-efficiency, high-power-density power conversion in electric vehicles, renewable energy, and industrial infrastructure.
FAQ
What is the isolation voltage rating of the UCC21520DW?
The UCC21520DW provides 5.7kVRMS isolation for 1 minute per UL 1577 and 8000VPK reinforced isolation per DIN EN IEC 60747-17. Its internal capacitive barrier achieves >125V/ns CMTI and 10kV surge immunity, meeting safety requirements for industrial and automotive applications. These ratings are validated and certified - not derived from extrapolation.
Does the UCC21520DW support both 5V and 8V VDD UVLO thresholds?
Yes - the UCC21520DW offers two factory-configured versions: UCC21520 (8V UVLO) and UCC21520A (5V UVLO). The UCC21520DW part number corresponds to the 8V UVLO variant, with rising/falling thresholds of 7.7–8.9V and 7.2–8.4V respectively. This enables reliable gate drive under brown-out conditions in 12V or 15V auxiliary supply rails.
How is dead time programmed on the UCC21520DW?
Dead time on the UCC21520DW is set via an external resistor (RDT) between the DT pin and GND. The relationship is DT(ns) = 10 × RDT(kΩ), yielding 80–600ns range for 10kΩ–500kΩ. Tying DT to VCCI enables overlap mode. A ≤1nF ceramic capacitor in parallel improves noise immunity - no microcontroller firmware involvement is required.
Can the UCC21520DW drive SiC MOSFETs effectively?
Yes - the UCC21520DW is explicitly characterized for SiC MOSFETs up to 5MHz. Its 4A/6A peak drive strength, 33ns propagation delay, <6ns pulse-width distortion, and low 0.55Ω pull-down resistance ensure fast, controlled switching of high-Qgd SiC devices. TI's datasheet includes application curves for 1200V SiC FETs with 1.8nF load.
What is the maximum working voltage between VSSA and VSSB on the UCC21520DW?
The UCC21520DW supports up to 1500VDC working voltage between VSSA and VSSB due to internal functional isolation - independent of the reinforced barrier. This enables use in split-rail topologies like dual-active-bridge converters and bipolar inverter legs without additional isolation components or level-shifting circuitry.
UCC21520DW Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Last Time Buy
- Technology:
- Capacitive Coupling
- Number of Channels:
- 2
- Voltage - Isolation:
- 5700Vrms
- Common Mode Transient Immunity (Min):
- 100V/ns
- Propagation Delay tpLH / tpHL (Max):
- 30ns, 30ns
- Pulse Width Distortion (Max):
- 6ns
- Rise / Fall Time (Typ):
- 6ns, 7ns
- Current - Output High, Low:
- 4A, 6A
- Current - Peak Output:
- -
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- 6.5V ~ 25V
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
- Approval Agency:
- CQC, CSA, UR, VDE
UCC21520DW FAQ
1.How can I place an order for UCC21520DW through Aetrix?
Please submit a Request for Quotation (RFQ) for UCC21520DW on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCC21520DW reliable?
The price and inventory of UCC21520DW are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCC21520DW is usually 5 days.
3.What payment methods are accepted for UCC21520DW?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCC21520DW transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCC21520DW?
UCC21520DW orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCC21520DW order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCC21520DW?
For technical support, including UCC21520DW datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCC21520DW requirements.
6.How does Aetrix verify that UCC21520DW is sourced from the original manufacturer or authorized distributors?
All UCC21520DW products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCC21520DW meets industry standards.
7.What is the process for return or replacement of UCC21520DW?
All UCC21520DW units undergo pre-shipment inspection (PSI). If there is an issue with UCC21520DW, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCC21520DW part is unused and in its original packaging.
Return procedure for UCC21520DW:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCC21520DW Tags
.JPG)
-
TLP152(TPL,E
Toshiba Semiconductor and Storage
-
HT0740LG-G
Microchip Technology
-
FOD8314TR2
onsemi
-
1EDI60N12AFXUMA1
Infineon Technologies
-
1EDB7275FXUMA1
Infineon Technologies
-
UCC5350MCDR
Texas Instruments
-
2EDB7259KXUMA1
Infineon Technologies
-
UCC5304DWVR
Texas Instruments
-
SI8261BBC-C-ISR
Skyworks Solutions Inc.
-
HT0440LG-G
Microchip Technology
-
HCPL-0302-500E
Broadcom Limited
-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
