Texas Instruments UCC28050DR
- Part No.:
- UCC28050DR
- Manufacturer:
- Texas Instruments
- Category:
- PFC (Power Factor Correction)
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
UCC28050DR.pdf
- Description:
- IC PFC CTR TRANS 200KHZ 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,527
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCC28050DR from Texas Instruments is a transition-mode (boundary-conduction mode) power factor correction (PFC) controller in an SOIC-8 package, designed for boost preregulators in low-to-medium power AC/DC systems. It features a 90 µS transconductance error amplifier, ±750-mA peak gate drive, 15.8 V UVLO turn-on threshold, and zero-power detect for light-load OVP prevention-enabling IEC 61000-3-2 compliance in lighting and adapter front-ends.
For engineers reviewing the UCC28050DR datasheet, UCC28050DR pinout, UCC28050DR application, or UCC28050DR equivalent, this controller delivers verified boundary-mode PFC control with integrated slew-rate enhancement, accurate 2.5 V internal reference, and robust ZCD-based self-oscillating timing-critical for single-stage flyback PFC and two-stage SMPS designs requiring stable output regulation and harmonic mitigation.
Technical Context
The UCC28050DR implements transition-mode PFC via zero-current detection (ZCD pin) triggering MOSFET turn-on and current-sense (CS pin) comparator termination of each switching cycle. Its transconductance error amplifier (gM = 90 µS typ.) drives a multiplier with VMULTIN (0–2.5 V) and VCOMP (2.5–3.8 V) inputs to generate a line-frequency proportional current command.
Key functional blocks include a 2.5 V bandgap reference with ±10 mV drift over –40°C to +105°C, UVLO with 15.8 V turn-on/9.7 V turn-off (6.3 V hysteresis), and OVP activation at VREF + 0.19 V (±30 mV tolerance). The zero-power detect circuit latches DRV low when VCOMP falls below 2.3 V, preventing overvoltage during no-load conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Control Mode | Transition-mode (boundary-conduction mode) for inherent input current shaping and zero-voltage switching |
| UVLO Turn-On Threshold | 15.8 V - enables fast start-up with smaller VCC bulk capacitor; supports standalone PFC operation |
| Transconductance (gM) | 90 µS typical - defines loop gain stability margin and compensates for wide input voltage ranges |
| Gate Drive Current | ±750 mA peak - directly drives medium-size MOSFETs without external buffers in <300 W designs |
| Reference Voltage (VREF) | 2.50 V ±10 mV - ensures tight output regulation (±0.4%) across temperature and load |
| OVP Threshold | VREF + 0.19 V (±30 mV) - second-level protection clamping output at ≤7.5% above nominal |
| Operating Temperature | –40°C to +105°C - qualified for industrial and lighting environments with extended thermal margin |
Pinout & Package
UCC28050DR is housed in an SOIC-8 (D) package measuring 3.91 mm × 4.90 mm, with standard 1.27 mm pitch and gull-wing leads. Thermal resistance RθJA is 113.6°C/W, suitable for PCBs with moderate copper area.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VO_SNS (Pin 1) | Inverting input to transconductance amplifier & OVP comparator | Senses regulated output via resistor divider; pulls DRV low if open-loop or pre-charge detected |
| COMP (Pin 2) | Error amplifier output | Drives multiplier; dynamic range 2.5–3.8 V; sinks >1 mA during overvoltage for fast recovery |
| MULTIN (Pin 3) | Multiplier voltage input | Accepts rectified line signal (0–2.5 V); includes 75 mV offset to reduce zero-crossing THD |
| CS (Pin 4) | Current sense comparator input | Detects MOSFET peak current; clamped at 1.7 V; threshold ≈1.7 V ±0.15 V |
| ZCD (Pin 5) | Zero-current detector input | Triggers turn-on when boost inductor current reaches zero; rising-edge threshold 1.7 V ±0.3 V |
| GND (Pin 6) | Power and signal reference ground | Must be connected with shortest possible trace to minimize noise coupling into sensitive analog nodes |
| DRV (Pin 7) | High-current gate driver output | Delivers ±750 mA peak; rise/fall times <75 ns/50 ns (1 nF load); requires external series resistor for dV/dt control |
| VCC (Pin 8) | Supply input with UVLO | Operates 12–18 V; internal clamp at 20 V; 75 µA start-up current enables low-loss bias networks |
Key Features
| Feature | Design Value |
|---|---|
| Transition-mode PFC architecture | Self-oscillating control eliminates need for external clock; reduces EMI and conduction losses vs CCM |
| Slew-rate enhanced error amplifier | Boosts COMP slew rate >10× during transients-prevents output overshoot and improves load-step response |
| Zero-power detect with latch | Disables DRV when VCOMP < 2.3 V-avoids uncontrolled output rise during standby or light-load conditions |
| Integrated OVP and enable protection | OVP triggers at VREF + 0.19 V; enable function disables switching if VO_SNS < 0.67 V-ensures fail-safe operation |
| Industry-pin-compatible upgrade | Direct replacement for legacy PFC controllers (e.g., UC3852/UC3854) with improved specs and lower BOM cost |
Applications
| LED Lighting Ballasts | AC Adapter Front-Ends |
|---|---|
|
Use Scenario: Single-stage flyback PFC in 20–60 W LED drivers for commercial lighting. IC Role / Device Role / Timing Role: Transition-mode PFC controller regulating 400 V DC bus while shaping input current to meet IEC 61000-3-2 Class C limits. Use Value: Eliminates separate boost stage; achieves >0.95 PF and <15% THD with minimal magnetics and no current-sense resistor. |
Use Scenario: First-stage PFC in universal-input 65 W laptop adapters with downstream PWM controller. IC Role / Device Role / Timing Role: Boost preregulator operating in boundary mode, synchronized to downstream PWM enable signal via VO_SNS pin. Use Value: Enables two-stage architecture with precise OVP and zero-power shutdown-reducing no-load power to <300 mW. |
| Desktop PC Power Supplies | Electronic Ballasts |
|
Use Scenario: Auxiliary PFC stage in ATX PSUs delivering 12 V/5 V/3.3 V rails with active cooling. IC Role / Device Role / Timing Role: Critical-conduction-mode controller managing 350–400 V DC link with variable-frequency gate drive (25–250 kHz). Use Value: Delivers high efficiency (>92%) at 50% load and meets ENERGY STAR® Tier 2 harmonic requirements. |
Use Scenario: High-frequency electronic ballast for T5/T8 fluorescent lamps with dimming capability. IC Role / Device Role / Timing Role: Standalone PFC controller driving resonant half-bridge; ZCD pin interfaces with auxiliary winding for precise zero-current switching. Use Value: Enables flicker-free dimming down to 1%, extends lamp life by eliminating cathode sputtering, and passes IEC 61000-3-2 Class D. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar transition-mode PFC controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC28051DR | Lower UVLO turn-on (12.5 V) and reduced gM source current (300 µA vs 1.3 mA) | Better suited for two-stage converters where downstream PWM controls PFC enable timing | Select UCC28051DR when coordinating with a secondary controller; UCC28050DR preferred for standalone operation |
| ICE2PCS01G | Fixed-frequency continuous conduction mode (CCM); higher pin count (16-pin SOIC); integrated soft-start | Targets higher-power (>150 W), lower-THD (<5%) applications requiring tighter current regulation | Choose ICE2PCS01G only if CCM topology, higher power, or integrated protections outweigh BOM simplicity of UCC28050DR |
Compared with UCC28051DR and ICE2PCS01G, the UCC28050DR offers optimal balance of low-component-count transition-mode control, fast start-up, and proven reliability in lighting and adapter front-ends-without requiring layout changes or additional compensation components.
Availability
UCC28050DR is available at Aetrix Electronics and suitable for LED lighting ballasts, AC adapter front-ends, desktop PC power supplies, and electronic ballasts requiring stable component supply and long-term production continuity.
Supply support for UCC28050DR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in power conversion and energy-efficient design.
The UCC28050DR belongs to TI's UCC2805x family of transition-mode PFC controllers, engineered specifically for cost-sensitive, low-to-medium power AC/DC systems needing IEC 61000-3-2 compliance without complex control schemes or external timing components.
FAQ
What is the recommended minimum inductor value for UCC28050DR in a 65 W adapter design?
The UCC28050DR requires a minimum switching frequency of 5 kHz to prevent restart timer timeout. For a 65 W universal-input adapter, a 470 µH boost inductor ensures operation above 25 kHz at full load and maintains boundary-mode behavior across line and load. Inductor saturation current must exceed 1.8 A peak to avoid CS comparator false triggering. UCC28050DR's ZCD pin interface demands proper auxiliary winding turns ratio (typically 1:10 vs main) to guarantee ≥2 V swing at turn-off.
Does UCC28050DR support direct connection to a microcontroller enable signal?
No-UCC28050DR does not accept digital enable signals. Its enable function is analog-only: pulling VO_SNS below 0.67 V (UCC28050 threshold) disables DRV. To interface with a microcontroller, use an op-amp or transistor to convert GPIO logic levels to a VO_SNS-compatible voltage divider pull-down. UCC28050DR's internal enable comparator has 0.1 V hysteresis and is intended for feedback path integrity monitoring-not external sequencing control.
How does the zero-power detect feature improve system reliability in UCC28050DR?
The zero-power detect circuit in UCC28050DR monitors VCOMP voltage and latches DRV low when it drops below 2.3 V-indicating near-zero load. This prevents uncontrolled output voltage rise during standby, protecting the 400 V boost capacitor and downstream PWM controller. Unlike basic OVP, zero-power detect activates before overvoltage occurs, eliminating stress on electrolytic capacitors and reducing no-load power dissipation by >40% compared to non-latching alternatives.
Can UCC28050DR operate with a 24 V DC input instead of rectified AC?
Yes-UCC28050DR functions with any DC input between 85 VAC-equivalent (≈120 VDC) and 265 VAC-equivalent (≈375 VDC), but its MULTIN pin expects a scaled representation of instantaneous line voltage. For pure DC input, connect MULTIN to a fixed bias (e.g., 1.25 V) to set constant current command; however, true PFC functionality (sinusoidal input current) is lost. UCC28050DR remains viable as a DC-DC boost controller in such cases, retaining OVP, ZCD-based timing, and gate drive capability.
What is the maximum allowable PCB trace length between UCC28050DR's CS pin and the current-sense resistor?
UCC28050DR's CS pin has high sensitivity (10 mV offset, 300 ns propagation delay) and is susceptible to noise. Maximum recommended trace length is 10 mm with solid ground plane underneath. Use Kelvin connections to the sense resistor, route CS traces away from switching nodes (DRV, ZCD), and add a 100 pF capacitor from CS to GND near the IC. TI's reference design UCC28050EVM-123 validates stable operation with ≤8 mm CS routing and 1206-size 0.1 Ω shunt resistors.
UCC28050DR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Mode:
- Discontinuous (Transition)
- Frequency - Switching:
- 200kHz
- Current - Startup:
- 75 µA
- Voltage - Supply:
- 15.4V ~ 18V
- Operating Temperature:
- -40°C ~ 105°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
UCC28050DR FAQ
1.How can I place an order for UCC28050DR through Aetrix?
Please submit a Request for Quotation (RFQ) for UCC28050DR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCC28050DR reliable?
The price and inventory of UCC28050DR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCC28050DR is usually 5 days.
3.What payment methods are accepted for UCC28050DR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCC28050DR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCC28050DR?
UCC28050DR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCC28050DR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCC28050DR?
For technical support, including UCC28050DR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCC28050DR requirements.
6.How does Aetrix verify that UCC28050DR is sourced from the original manufacturer or authorized distributors?
All UCC28050DR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCC28050DR meets industry standards.
7.What is the process for return or replacement of UCC28050DR?
All UCC28050DR units undergo pre-shipment inspection (PSI). If there is an issue with UCC28050DR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCC28050DR part is unused and in its original packaging.
Return procedure for UCC28050DR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCC28050DR Tags

-
ICE2PCS01GXUMA1
Infineon Technologies
-
NCP1654BD133R2G
onsemi
-
MC33262DR2G
onsemi

-
ICE3PCS03GXUMA1
Infineon Technologies
-
NCP1631DR2G
onsemi

-
L4981BD013TR
STMicroelectronics

-
UCC28070DWR
Texas Instruments

-
UCC28070PWR
Texas Instruments

-
UC3854DWTR
Texas Instruments

-
L4981AD013TR
STMicroelectronics
-
UCC2817D
Texas Instruments

-
UC2854BDWTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
