Texas Instruments UCC28051DRG4
- Part No.:
- UCC28051DRG4
- Manufacturer:
- Texas Instruments
- Category:
- PFC (Power Factor Correction)
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
UCC28051DRG4.pdf
- Description:
- IC PFC CTR TRANS 200KHZ 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,859
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCC28051DRG4 from Texas Instruments is a transition-mode (boundary-conduction mode) power factor correction (PFC) controller for low-to-medium power AC-DC converters, featuring 12.5 V UVLO turn-on threshold, ±750-mA peak gate drive, and 2.5 V internal reference voltage. It operates in boost preregulator topology with zero-current detection (ZCD), supports IEC 61000-3-2 compliance, and targets applications where downstream PWM control coordination is required.
For engineers reviewing the UCC28051DRG4 datasheet, UCC28051DRG4 pinout, UCC28051DRG4 application, or UCC28051DRG4 equivalent, this device is selected for its light-load zero-power detect OVP prevention, slew-rate-enhanced transconductance error amplifier, and narrow UVLO hysteresis enabling synchronized start-up with secondary-stage controllers in two-stage SMPS designs.
Technical Context
The UCC28051DRG4 implements variable-frequency transition-mode control using an internal zero-current detector (ZCD) to trigger MOSFET turn-on at inductor current zero-crossing, while current-sense (CS) comparator termination governs turn-off. Its transconductance error amplifier (gM = 90 µS typ.) drives a two-input analog multiplier that generates line-current shaping command proportional to rectified input voltage (MULTIN) and error voltage (COMP).
UVLO is configured with 12.5 V turn-on and 9.7 V turn-off thresholds (2.8 V hysteresis), enabling controlled activation by downstream PWM controllers. Overvoltage protection activates at VO_SNS ≥ VREF + 0.18 V (≈2.68 V), with 180 mV hysteresis, and zero-power detection engages when COMP falls below 2.3 V-preventing output overvoltage during no-load conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Control Mode | Transition-mode (boundary-conduction) PFC with ZCD-based self-oscillating frequency modulation |
| UVLO Turn-on Threshold | 12.5 V (enables coordinated start-up with downstream PWM controllers in two-stage converters) |
| Gate Drive Current | ±750 mA peak (supports direct driving of medium-size external MOSFETs without buffer stages) |
| Internal Reference Voltage | 2.5 V ±0.05 V (ensures tight output regulation and stable OVP/enable thresholds across temperature) |
| Transconductance (gM) | 90 µS typical (defines loop gain and compensation network design for stable PFC bandwidth) |
| Zero-Power Detect Threshold | 2.3 V on COMP pin (shuts down gate drive under light/no-load to prevent output overvoltage) |
| OVP Activation Level | VO_SNS ≥ VREF + 0.18 V (≈2.68 V), with 180 mV hysteresis (hard shutdown protecting boost capacitor and switch) |
Pinout & Package
UCC28051DRG4 is housed in an 8-pin SOIC (D) package measuring 3.91 mm × 4.90 mm, with GND referenced thermal pad not electrically connected. Pin functions are validated per TI SLUS515G Rev G.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VO_SNS (Pin 1) | Inverting input to transconductance amplifier & OVP/enable comparator | Senses regulated output via resistor divider; pulls DRV low if open-loop or pre-charging; triggers OVP at ≈2.68 V |
| COMP (Pin 2) | Error amplifier output & multiplier input | Drives multiplier with dynamic range 2.5–3.8 V; drops below 2.3 V to activate zero-power shutdown |
| MULTIN (Pin 3) | Multiplier input for line-voltage feedforward | Accepts 0–2.5 V signal from rectified AC line divider; includes 75 mV offset to reduce zero-crossing THD |
| CS (Pin 4) | Current-sense input to PWM comparator | Detects MOSFET peak current; clamped internally at 1.7 V; threshold ≈1.7 V with 10 mV offset |
| ZCD (Pin 5) | Zero-current detection input | Monitors auxiliary winding voltage; rising-edge threshold 1.7 V; restart timer activates after 400 µs no-detect |
| GND (Pin 6) | Power and signal reference ground | Return path for all internal circuits; requires shortest possible PCB trace to bypass capacitors |
| DRV (Pin 7) | Totem-pole gate driver output | Delivers ±750 mA peak; rise/fall times <75 ns/50 ns with 1 nF load; held low during UVLO or enable disable |
| VCC (Pin 8) | Supply input with UVLO monitoring | Operates 12–18 V; internal clamp at 20 V; narrow 2.8 V UVLO hysteresis enables precise system-level sequencing |
Key Features
| Feature | Design Value |
|---|---|
| Zero-power detect OVP prevention | Shuts down DRV when COMP falls below 2.3 V-eliminates need for external brownout circuitry in AC adapters |
| Slew-rate enhanced error amplifier | Boosts sink/source current to >1 mA during over/under-voltage transients-reduces start-up time and improves load-step response |
| Narrow UVLO hysteresis (2.8 V) | Enables precise activation by downstream PWM controller-supports reliable two-stage converter sequencing without extra logic |
| Integrated ZCD with active clamping | Accepts up to 10 mA ZCD pin current; clamps negative/positive excursions-removes need for external ZCD diodes or RC snubbers |
| Accurate 2.5 V bandgap reference | ±2% tolerance over –40°C to +105°C-ensures consistent OVP, enable, and regulation thresholds across industrial temperature range |
Applications
| AC Adapter Front-End | Two-Stage Desktop SMPS |
|---|---|
|
Use Scenario: 30–65 W universal-input AC adapter powering laptops or monitors, requiring IEC 61000-3-2 Class D compliance and tight output regulation. IC Role / Device Role / Timing Role: Transition-mode PFC controller managing boost preregulator stage; synchronizes start-up with downstream PWM IC via UVLO threshold matching. Use Value: Eliminates external OVP circuitry via zero-power detect; narrow UVLO hysteresis allows clean handoff to secondary controller without voltage overshoot. |
Use Scenario: Dual-stage 150 W desktop PSU with separate PFC and LLC resonant stages, where PFC must remain inactive until main DC bus reaches safe level. IC Role / Device Role / Timing Role: Primary-side PFC controller activated only after downstream PWM signals readiness via VCC rail ramp; ZCD ensures boundary-mode efficiency. Use Value: 12.5 V UVLO turn-on enables deterministic activation timing; 2.5 V reference guarantees ±1% output regulation across line/load/temperature. |
| Lighting Ballast PFC | Industrial Motor Drive Input Stage |
|
Use Scenario: 25–40 W electronic ballast for fluorescent or LED lighting, operating from 85–265 VAC with high THD margin. IC Role / Device Role / Timing Role: Boost PFC controller shaping input current to match sinusoidal voltage; multiplier + ZCD enforces near-unity power factor. Use Value: 75 mV MULTIN offset reduces zero-crossing distortion; slew-rate enhancement maintains regulation during lamp ignition surges. |
Use Scenario: 500–1000 W variable-frequency drive front-end, requiring robust PFC under unbalanced or distorted mains conditions. IC Role / Device Role / Timing Role: Critical-conduction-mode controller regulating DC bus voltage; CS and ZCD pins tolerate high dv/dt noise in industrial EMI environments. Use Value: ±750 mA gate drive sustains MOSFET switching under high-current transients; internal clamps protect ZCD/CS against ESD and ringing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar transition-mode PFC controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC28050DRG4 | Higher 15.8 V UVLO turn-on; 1.3 mA gM source current; wider 6.3 V UVLO hysteresis | Better suited for single-stage systems (e.g., electronic ballasts) where fast start-up with small VCC cap is critical | Select UCC28050DRG4 when independent PFC operation without downstream coordination is required |
| ICE2PCS01G | Fixed-frequency CCM PFC controller; integrated 600 V startup circuit; no ZCD pin; different multiplier architecture | Targets higher-power (>100 W), fixed-frequency designs with lower THD requirements; lacks zero-power detect | Choose ICE2PCS01G only for CCM-based designs needing integrated HV startup-not drop-in for UCC28051DRG4's CRM operation |
Compared with UCC28050DRG4, UCC28051DRG4 trades faster start-up for precise system-level sequencing; versus ICE2PCS01G, it delivers superior light-load efficiency and simpler magnetics but requires external ZCD winding and lacks HV startup-making it optimal for cost-sensitive, two-stage, medium-power CRM applications.
Availability
UCC28051DRG4 is available at Aetrix Electronics and suitable for AC adapter front-ends, two-stage desktop SMPS, and industrial motor drive input stages requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for UCC28051DRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in power conversion ICs.
The UCC28051DRG4 belongs to TI's transition-mode PFC controller product line, designed specifically for cost-effective, high-efficiency, IEC 61000-3-2-compliant AC-DC front-ends in two-stage power supplies and compact adapters.
FAQ
What is the UVLO behavior of the UCC28051DRG4, and how does it differ from UCC28050DRG4?
The UCC28051DRG4 features a 12.5 V turn-on threshold and 9.7 V turn-off threshold, yielding a narrow 2.8 V hysteresis-designed to allow precise activation by a downstream PWM controller's VCC rail. In contrast, the UCC28050DRG4 uses a 15.8 V turn-on and 9.7 V turn-off (6.3 V hysteresis) for standalone, fast-start applications. This difference makes UCC28051DRG4 ideal for coordinated two-stage power systems where timing control is critical.
How does the zero-power detect function prevent overvoltage in the UCC28051DRG4?
The UCC28051DRG4 monitors the COMP pin voltage and activates zero-power detect when it falls below 2.3 V-causing the gate driver (DRV) to shut down. This occurs under light/no-load conditions when the error amplifier output collapses, preventing uncontrolled output voltage rise. Unlike standard OVP, this mechanism acts proactively before overvoltage develops, eliminating need for external brownout circuitry in AC adapters using UCC28051DRG4.
Can the UCC28051DRG4 be used in continuous conduction mode (CCM) PFC designs?
No-the UCC28051DRG4 is architecturally optimized for transition-mode (boundary-conduction) operation only. It relies on zero-current detection (ZCD pin) to trigger switching and lacks CCM-specific features like ramp compensation or fixed-frequency oscillator control. Attempting CCM use would result in unstable operation and failure to meet IEC 61000-3-2 requirements. For CCM, TI recommends UCC28070 or similar dedicated CCM controllers instead of UCC28051DRG4.
What is the role of the 75 mV offset in the MULTIN path of the UCC28051DRG4?
The 75 mV offset applied to the MULTIN signal inside the UCC28051DRG4 compensates for diode conduction nonlinearity near AC zero-crossings, reducing current waveform distortion and improving total harmonic distortion (THD) performance. This internal offset eliminates the need for external calibration or trimming networks in the line-voltage sensing divider, simplifying layout and enhancing consistency across production units of UCC28051DRG4-based designs.
Does the UCC28051DRG4 require external components for ZCD signal conditioning?
The UCC28051DRG4 integrates active clamping on the ZCD pin (–0.3 V to +6 V range) and filters switching noise internally, so no external diodes or RC snubbers are required for basic operation. However, an external series resistor between the auxiliary winding and ZCD pin is necessary to limit peak ZCD current to <10 mA, as specified in the datasheet. No additional filtering is needed unless extreme EMI environments demand further noise suppression beyond what UCC28051DRG4 provides.
UCC28051DRG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Mode:
- Discontinuous (Transition)
- Frequency - Switching:
- 200kHz
- Current - Startup:
- 75 µA
- Voltage - Supply:
- 12V ~ 18V
- Operating Temperature:
- -40°C ~ 105°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
UCC28051DRG4 FAQ
1.How can I place an order for UCC28051DRG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for UCC28051DRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCC28051DRG4 reliable?
The price and inventory of UCC28051DRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCC28051DRG4 is usually 5 days.
3.What payment methods are accepted for UCC28051DRG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCC28051DRG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCC28051DRG4?
UCC28051DRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCC28051DRG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCC28051DRG4?
For technical support, including UCC28051DRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCC28051DRG4 requirements.
6.How does Aetrix verify that UCC28051DRG4 is sourced from the original manufacturer or authorized distributors?
All UCC28051DRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCC28051DRG4 meets industry standards.
7.What is the process for return or replacement of UCC28051DRG4?
All UCC28051DRG4 units undergo pre-shipment inspection (PSI). If there is an issue with UCC28051DRG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCC28051DRG4 part is unused and in its original packaging.
Return procedure for UCC28051DRG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCC28051DRG4 Tags

-
ICE2PCS01GXUMA1
Infineon Technologies
-
NCP1654BD133R2G
onsemi
-
MC33262DR2G
onsemi

-
ICE3PCS03GXUMA1
Infineon Technologies
-
NCP1631DR2G
onsemi

-
L4981BD013TR
STMicroelectronics

-
UCC28070DWR
Texas Instruments

-
UCC28070PWR
Texas Instruments

-
UC3854DWTR
Texas Instruments

-
L4981AD013TR
STMicroelectronics
-
UCC2817D
Texas Instruments

-
UC2854BDWTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
