Texas Instruments UCC28501DW
- Part No.:
- UCC28501DW
- Manufacturer:
- Texas Instruments
- Category:
- PFC (Power Factor Correction)
- Package:
- 20-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
UCC28501DW.pdf
- Description:
- IC PFC CTR AVERAGE 120KHZ 20SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,887
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCC28501DW from Texas Instruments is a dual-stage power factor correction (PFC) and DC-DC controller IC integrating average-current-mode PFC with peak-current-mode downstream PWM control. It delivers near-unity power factor, programmable 100 kHz oscillator, 10.5 V/10 V narrow UVLO for fixed-bias operation, and synchronized leading-edge (PFC) / trailing-edge (DC-DC) modulation to minimize bulk-capacitor ripple in universal-input AC-DC supplies.
For engineers reviewing the UCC28501DW datasheet, UCC28501DW pinout, UCC28501DW application, or UCC28501DW equivalent, key selection criteria include its dual-stage control architecture, 7.5 V internal reference accuracy (±15 mV), 50% max duty cycle clamp on GT2, zero-power detection at 0.33 V VAOUT threshold, and compatibility with boost + forward topologies requiring coordinated soft-start and overvoltage protection.
Technical Context
The UCC28501DW implements a two-loop control system: the PFC stage uses average current-mode control with line-voltage feedforward (VFF) derived from IAC mirroring and a single-pole filter, enabling constant input power across 85–265 VRMS inputs. Its multiplier divides line current by VFF² to achieve accurate power limiting and low THD.
The second stage employs peak-current-mode control with external error feedback via VERR, 50% duty-cycle clamping, and programmable soft-start via SS2. UVLO2 thresholds (6.75 V turn-on ±1.2 V hysteresis) ensure staged enablement only after PFC output reaches ≥74% of nominal, preventing overstress during brownout.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Control Architecture | Average-current-mode PFC + peak-current-mode DC-DC; enables high PF (>0.99) and stable downstream regulation |
| Oscillator Frequency | 100 kHz typical (80–120 kHz total variation); sets switching timing for both stages with RT/CT programming |
| Voltage Reference | 7.5 V ±15 mV (–40°C to 85°C); powers external circuitry and serves as precision bias for sensing and limit thresholds |
| UVLO Thresholds | VCC: 10.2 V turn-on / 9.7 V turn-off (0.5 V hysteresis); UVLO2: 6.75 V ±0.45 V; ensures reliable bootstrap-free startup and staged enable |
| Gate Drive Capability | GT1/GT2: 1.2 A pulsed, 200 mA continuous; supports direct MOSFET drive without external buffers in ≤100 W designs |
| Zero-Power Detection | 0.33 V VAOUT threshold (0.175–0.5 V range); disables outputs when PFC output collapses, reducing no-load consumption |
| Max Duty Cycle | PFC: 95%; DC-DC: 50%; prevents transformer saturation and ensures safe reset in forward converters |
Pinout & Package
UCC28501DW is housed in a 20-pin SOIC (DW) package with exposed thermal pad (not electrically connected), rated for –40°C to 85°C operation. Pin assignments are fully defined per TI SLUS419C Rev. November 2001.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GT1 | PFC gate driver output | Drives boost switch with 95% max duty cycle; requires ≥10.5 Ω series gate resistor to suppress overshoot |
| GT2 | DC-DC gate driver output | Drives forward/Flyback switch with 50% max duty cycle clamp; referenced to PWRGND |
| IAC | AC line current input | Current-mode input (≤500 µA) for RMS feedforward generation; enables distortion-free PFC over wide input range |
| VFF | Feedforward voltage node | Generated internally from IAC mirroring; used to scale multiplier gain and maintain constant input power |
| VAOUT | PFC voltage amplifier output | Regulates boost output; clamped to ~5.5 V; zero-power comparator input at 0.33 V |
| VERR | DC-DC error amplifier input | Accepts opto-coupled secondary-side feedback; 4.5 V internal clamp limits GT2 duty cycle |
| SS2 | DC-DC soft-start capacitor node | Charges with –10 µA current; controls ramp-up of PWM duty cycle during startup |
| OVP/ENBL | PFC overvoltage & enable input | Window comparator: disables PFC above +6.67% boost OVP or disables both stages if pulled <1.9 V |
| PKLMT | PFC peak current limit threshold | 0 V reference; resistor divider from sense resistor to VREF sets overcurrent trip point |
| VREF | 7.5 V precision reference output | Supplies bias to external circuits; disabled below UVLO; requires 0.1 µF ceramic bypass to GND |
Key Features
| Feature | Design Value |
|---|---|
| Integrated dual-stage control | Eliminates need for separate PFC and PWM controllers, reducing BOM count and layout complexity in AC-DC front-ends |
| Leading-edge PFC + trailing-edge DC-DC sync | Minimizes overlap conduction between boost and PWM switches, cutting bulk-capacitor ripple current by >30% vs asynchronous schemes |
| Programmable oscillator with feedforward | RT/CT configuration enables precise frequency tuning; VFF-based line scaling maintains constant power without high-voltage dividers |
| Staged soft-start and shutdown | SS2-controlled DC-DC ramp-up only initiates after PFC output reaches regulation; UVLO2 triggers graceful shutdown below 74% bulk voltage |
| Accurate 7.5 V reference with load capability | ±15 mV accuracy over temperature supports precision current sensing and voltage monitoring without external references |
Applications
| Industrial AC-DC Power Supplies | Medical Equipment Power Modules |
|---|---|
Use Scenario: 100-W universal-input (85–265 VRMS) offline supply powering motor drives or PLC I/O modules. IC Role / Device Role / Timing Role: UCC28501DW manages PFC boost stage and isolated forward converter, coordinating start-up sequencing and ripple minimization. Use Value: Achieves >0.99 power factor and <5% output ripple under full load, meeting IEC 61000-3-2 Class D requirements without additional filtering. | Use Scenario: Compact, low-noise 24-V/5-A power module for diagnostic imaging peripherals requiring low EMI and high reliability. IC Role / Device Role / Timing Role: UCC28501DW provides regulated 385-V PFC bus and controlled 24-V forward output with opto-isolated feedback via VERR. Use Value: Zero-power detection shuts down both stages during standby, reducing no-load input power to <300 mW - critical for energy-efficient medical certifications. |
| LED Driver Front-Ends | Test & Measurement Instrumentation |
Use Scenario: High-efficiency 150-W constant-current LED driver for street lighting with hold-up time >15 ms. IC Role / Device Role / Timing Role: UCC28501DW regulates boost output to 400 V and drives external MOSFETs in a synchronous rectified forward stage. Use Value: Programmable soft-start (SS2) prevents inrush into large output capacitors, extending electrolytic life and improving surge immunity per IEC 61000-4-5. | Use Scenario: Bench power supply with programmable output and active PFC for lab-grade stability and low harmonic distortion. IC Role / Device Role / Timing Role: UCC28501DW serves as the core controller for a digitally monitored analog front-end, interfacing with MCU via analog feedback signals. Use Value: Accurate 7.5 V reference and low-offset current amplifier (±6 mV) enable ±0.5% output voltage regulation across line/load/temperature. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-stage PFC + DC-DC controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC28500DW | Wider 16.5 V/10 V UVLO for bootstrap bias; same pinout and functional block diagram | Suitable for self-biased PFC designs where VCC derives from auxiliary winding | Select UCC28500DW when primary-side bias is available; UCC28501DW preferred for fixed 12-V bias rails |
| UCC28070 | Single-chip CCM PFC controller only; no integrated DC-DC stage or VERR interface | Requires external PWM controller (e.g., UC384x) for downstream conversion | Choose UCC28070 only if modular design or independent optimization of PFC and DC-DC stages is required |
Compared with UCC28500DW and UCC28070, the UCC28501DW uniquely combines narrow UVLO for fixed-bias operation with integrated dual-stage control and coordinated soft-start - reducing component count by ≥30% and eliminating inter-controller timing mismatches in compact AC-DC systems.
Availability
UCC28501DW is available at Aetrix Electronics and suitable for industrial AC-DC power supplies, medical equipment power modules, and LED driver front-ends requiring stable component supply and long-term production continuity.
Supply support for UCC28501DW includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies with over 50 years of power conversion innovation.
The UCC2850x product line was designed specifically for cost-sensitive, high-efficiency AC-DC front-ends requiring integrated PFC and isolated DC-DC control in a single IC - targeting universal-input offline power supplies from 75 W to 300 W.
FAQ
What is the recommended gate resistor value for GT1 on the UCC28501DW?
The UCC28501DW datasheet specifies a minimum 10.5 Ω series gate resistor for GT1 to prevent overshoot when driving capacitive MOSFET gates. This value is derived from stability analysis under worst-case VCC (17 V) and load conditions, and must be placed as close as possible to the GT1 pin. Lower values risk ringing and shoot-through; higher values increase switching losses without improving noise immunity.
How does the UCC28501DW implement line-voltage feedforward without high-voltage components?
The UCC28501DW generates VFF by mirroring half the IAC current into an external RC filter, producing a voltage proportional to RMS line voltage. This eliminates the need for high-voltage resistive dividers or transformers. The VFF signal directly scales the analog multiplier's denominator (VFF²), maintaining constant input power across 85–265 VRMS while using only low-voltage-rated external parts.
Can the UCC28501DW support voltage-mode control for the DC-DC stage?
Yes - the UCC28501DW supports voltage-mode control of the second stage by feeding the CT oscillator ramp through a voltage divider into the ISENSE2 pin. This replaces peak-current sensing with slope-compensated voltage-mode PWM, retaining all soft-start, UVLO2, and duty-cycle clamp functions. The VERR pin remains unused in this configuration.
What is the purpose of the PKLMT pin on the UCC28501DW?
The PKLMT pin on the UCC28501DW serves as the PFC peak current limit threshold input, referenced to 0 V. A resistor divider from the negative side of the current-sense resistor to VREF sets the overcurrent trip point. For example, a 100-mΩ sense resistor with 1 V drop requires a 10:1 divider (10 kΩ to PKLMT, 1 kΩ to VREF) to trigger at 10 A peak current.
Does the UCC28501DW require external compensation components?
Yes - the UCC28501DW requires external compensation networks on VAOUT–MOUT (PFC voltage loop), MOUT–CAOUT (PFC current loop), and VERR (DC-DC error loop). These typically consist of op-amp type II or III networks with resistors and capacitors selected per application-specific bandwidth and phase margin targets. No internal compensation is provided; all loops are fully user-configurable.
UCC28501DW Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 20-SOIC (0.295", 7.50mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Mode:
- Average Current
- Frequency - Switching:
- 80kHz ~ 120kHz
- Current - Startup:
- 150 µA
- Voltage - Supply:
- 9.7V ~ 18V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-SOIC
UCC28501DW FAQ
1.How can I place an order for UCC28501DW through Aetrix?
Please submit a Request for Quotation (RFQ) for UCC28501DW on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCC28501DW reliable?
The price and inventory of UCC28501DW are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCC28501DW is usually 5 days.
3.What payment methods are accepted for UCC28501DW?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCC28501DW transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCC28501DW?
UCC28501DW orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCC28501DW order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCC28501DW?
For technical support, including UCC28501DW datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCC28501DW requirements.
6.How does Aetrix verify that UCC28501DW is sourced from the original manufacturer or authorized distributors?
All UCC28501DW products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCC28501DW meets industry standards.
7.What is the process for return or replacement of UCC28501DW?
All UCC28501DW units undergo pre-shipment inspection (PSI). If there is an issue with UCC28501DW, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCC28501DW part is unused and in its original packaging.
Return procedure for UCC28501DW:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCC28501DW Tags

-
ICE2PCS01GXUMA1
Infineon Technologies
-
NCP1654BD133R2G
onsemi
-
MC33262DR2G
onsemi

-
ICE3PCS03GXUMA1
Infineon Technologies
-
NCP1631DR2G
onsemi

-
L4981BD013TR
STMicroelectronics

-
UCC28070DWR
Texas Instruments

-
UCC28070PWR
Texas Instruments

-
UC3854DWTR
Texas Instruments

-
L4981AD013TR
STMicroelectronics
-
UCC2817D
Texas Instruments

-
UC2854BDWTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
