Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > PFC (Power Factor Correction)

Texas Instruments UCC28513N

Name: UCC28513N
Brand: Texas Instruments
SKU: UCC28513N
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: UCC28513N

Manufacturer:: Texas Instruments

Category:: PFC (Power Factor Correction)

Package:: 20-DIP (0.300", 7.62mm)

Datasheet:: UCC28513N.pdf

Description:: IC PFC CTR AV CURR 200KHZ 20DIP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,704

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

UCC28513N from Texas Instruments is a dual-stage combination controller integrating average-current-mode PFC and peak-current-mode PWM in a single 20-pin PDIP package. It delivers 2-A source / 3-A sink gate drive for both stages, supports 1:1 PFC:PWM frequency ratio, features programmable maximum duty cycle (70–80%), soft-start, and zero-power detect. It targets IEC 1000-3-2-compliant AC/DC power supplies such as server PSUs and industrial SMPS.

For engineers reviewing the UCC28513N datasheet, UCC28513N pinout, UCC28513N application, or UCC28513N equivalent, key selection considerations include its 10.2-V UVLO turn-on threshold, 3.55-V PWM UVLO2 turn-off threshold, 200-kHz nominal switching frequency, and compatibility with boost PFC + flyback/buck-derived PWM topologies.

Technical Context

The UCC28513N implements leading-edge modulation for the PFC stage and trailing-edge modulation for the PWM stage to minimize ripple current in the boost output capacitor. Its PFC section uses an input voltage feedforward-enabled three-input analog multiplier with transconductance voltage amplifier (g_M = 70–130 µS) and fast slew-rate enhancement for improved load transient response.

The PWM stage employs peak-current-mode control with slope compensation via CT_BUFF, programmable D_MAX clamp (0.09–0.90 V → 0–100% duty), and dual UVLO hysteresis options. Startup sequencing ensures PWM activation only after PFC output reaches 90% of regulation, while shutdown suppresses PWM when PFC output drops to 47% of nominal.

Key Specifications

Parameter	Value and Actual Design Meaning
PFC:PWM Frequency Ratio	1:1 - Enables synchronized operation at identical switching frequency (e.g., 200 kHz), simplifying EMI filter design and reducing boost capacitor RMS current.
VCC UVLO Turn-On Threshold	10.2 V - Ensures reliable startup under brown-out conditions while avoiding premature activation during low-line transients.
PWM UVLO2 Turn-Off Threshold	3.55 V - Delays PWM shutdown until PFC bus has decayed significantly (to 47% of nominal), extending hold-up time without auxiliary bias.
Maximum Duty Cycle Clamp	70–80% - Programmable via D_MAX pin voltage; prevents transformer saturation in two-transistor forward or flyback topologies.
Gate Drive Strength	2-A source / 3-A sink per output (GT1/GT2) - Directly drives medium-power MOSFETs without external buffers, reducing BOM count and layout complexity.
Zero Power Detect Threshold	0.20–0.50 V on VAOUT - Turns off PFC gate drive when output power falls below detection threshold, eliminating no-load consumption.
Oscillator Frequency Accuracy	±15% over line/temp - Set by RT resistor (156 kΩ typical); enables stable 160–240 kHz operation with minimal external components.

Pinout & Package

UCC28513N is housed in a 20-pin plastic dual in-line package (PDIP-N), with 0.3-inch body width and standard through-hole mounting. Thermal performance supports 1 W power dissipation at TJ ≤ 150°C.

Pin/Terminal	Circuit Role	Design Meaning
GT1 (12)	PFC Gate Driver Output	2-A source / 3-A sink totem-pole driver for boost switch; disabled outside UVLO window and before VREF stabilization.
GT2 (10)	PWM Gate Driver Output	Identical drive strength to GT1; enabled only after PFC output reaches 90% of regulation and UVLO2 is active.
VSENSE (3)	PFC Voltage Feedback Input	Inverting input to transconductance amplifier; also feeds OVP, ENABLE, and UVLO2 comparators for integrated protection.
ISENSE1 (16)	PFC Current Sense Input (+)	Non-inverting input to current amplifier; used with shunt resistor to close average-current-mode control loop.
ISENSE2 (8)	PWM Current Sense Input	Peak-current-mode comparator input with 1.5-V internal level shift; accepts voltage from external sense resistor (threshold = 1.30 V).
VAOUT (1)	PFC Transconductance Amplifier Output	Regulates PFC output voltage; sources/sinks up to 30 µA linearly, up to 3.3 mA during slew enhancement; zero-power detect triggers below 0.33 V.
CAOUT (15)	PFC Current Amplifier Output	Drives PFC PWM comparator; connects externally to MOUT for current-loop compensation; swing range supports full duty-cycle control.
D_MAX (4)	PWM Max Duty Control Input	Analog voltage (0.09–0.90 V) sets clamped duty cycle (0–100%); typically driven by precision divider from VREF (7.5 V).
SS2 (13)	PWM Soft-Start Input	Capacitor-based ramp; internal 10.5 µA current charges SS2 to 3 V, controlling VERR ramp and GT2 duty rise time during startup.
VFF (19)	PFC Voltage Feedforward Input	Sources IAC/2 current; external RC filter generates feedforward signal to multiplier, enabling near-unity PF across universal AC input range.

Key Features

Feature	Design Value
Integrated PFC + PWM Control	Single-chip solution eliminates inter-stage timing mismatches, reduces component count, and guarantees synchronized LEM/TEM operation for minimized boost capacitor ripple.
Average-Current-Mode PFC	Enables continuous conduction mode (CCM) operation with high linearity (multiplier gain constant k = 0.8–1.2 V⁻¹), supporting >0.99 PF across 85–265 VAC input.
Programmable PWM Duty Clamp	Hardware-based D_MAX input allows precise duty limitation (70–80% typical) to prevent magnetic core saturation in forward/flyback converters without software intervention.
Sequenced Startup & Shutdown	PWM remains disabled until PFC output reaches 90% of target; PWM continues operating until PFC bus decays to 47%, maximizing hold-up time without auxiliary circuitry.
Zero-Power Detection	Internal comparator monitors VAOUT; disables GT1 when VAOUT falls below 0.33 V, eliminating standby power draw in no-load conditions.

Applications

Server Power Supply	Industrial AC/DC Adapter
Use Scenario: 80 PLUS Titanium-certified 1 kW PSU with universal AC input (90–265 VAC) and regulated 12 V/54 A output. IC Role / Device Role / Timing Role: UCC28513N controls interleaved boost PFC stage and synchronous flyback PWM stage, enforcing IEC 61000-3-2 Class C compliance and coordinating LEM/TEM timing to reduce 100/120 Hz ripple. Use Value: Integrated sequencing eliminates need for external supervisor IC; 10.2-V UVLO ensures robust startup at low line; 3.55-V UVLO2 extends hold-up time by 8–12 ms versus fixed-threshold alternatives.	Use Scenario: DIN-rail mounted 48 V/20 A industrial power module for PLC I/O systems requiring wide temperature operation (−40°C to +70°C). IC Role / Device Role / Timing Role: UCC28513N manages boost PFC front-end and half-bridge LLC resonant PWM stage, leveraging programmable D_MAX to limit peak current during cold-start inrush. Use Value: Zero-power detect cuts no-load consumption to <150 mW; g_M amplifier (70–130 µS) provides 2× faster load transient recovery than UCC28511; PDIP package enables conformal coating for harsh environments.
Medical Imaging Power System	Telecom Rectifier Module
Use Scenario: MRI subsystem power supply requiring ultra-low EMI, <5% THD, and redundant PFC/PWM control for safety-critical operation. IC Role / Device Role / Timing Role: UCC28513N serves as primary controller for dual-boost PFC + phase-shifted full-bridge PWM, using CT_BUFF ramp summation for precise slope compensation. Use Value: Leading-edge PFC + trailing-edge PWM reduces boost capacitor RMS current by 35% vs. TEM/TEM; 220 pF max ISENSE2 capacitance tolerance ensures noise immunity in high-dV/dt medical environments.	Use Scenario: -48 V telecom rectifier with hot-swap capability, 3 kW output, and strict 100-ms hold-up requirement per GR-1089-CORE. IC Role / Device Role / Timing Role: UCC28513N regulates boost PFC and dual-active-bridge isolated DC/DC stage, utilizing SS2 soft-start to limit inrush into bulk capacitors during hot-plug events. Use Value: 47% PFC bus dropout threshold extends hold-up margin by 18 ms; 2-A/3-A gate drivers eliminate need for discrete buffer stages, improving reliability and thermal margin.

Server Power Supply

Industrial AC/DC Adapter

Use Scenario: 80 PLUS Titanium-certified 1 kW PSU with universal AC input (90–265 VAC) and regulated 12 V/54 A output.

IC Role / Device Role / Timing Role: UCC28513N controls interleaved boost PFC stage and synchronous flyback PWM stage, enforcing IEC 61000-3-2 Class C compliance and coordinating LEM/TEM timing to reduce 100/120 Hz ripple.

Use Value: Integrated sequencing eliminates need for external supervisor IC; 10.2-V UVLO ensures robust startup at low line; 3.55-V UVLO2 extends hold-up time by 8–12 ms versus fixed-threshold alternatives.

Use Scenario: DIN-rail mounted 48 V/20 A industrial power module for PLC I/O systems requiring wide temperature operation (−40°C to +70°C).

IC Role / Device Role / Timing Role: UCC28513N manages boost PFC front-end and half-bridge LLC resonant PWM stage, leveraging programmable D_MAX to limit peak current during cold-start inrush.

Use Value: Zero-power detect cuts no-load consumption to <150 mW; g_M amplifier (70–130 µS) provides 2× faster load transient recovery than UCC28511; PDIP package enables conformal coating for harsh environments.

Medical Imaging Power System

Telecom Rectifier Module

Use Scenario: MRI subsystem power supply requiring ultra-low EMI, <5% THD, and redundant PFC/PWM control for safety-critical operation.

IC Role / Device Role / Timing Role: UCC28513N serves as primary controller for dual-boost PFC + phase-shifted full-bridge PWM, using CT_BUFF ramp summation for precise slope compensation.

Use Value: Leading-edge PFC + trailing-edge PWM reduces boost capacitor RMS current by 35% vs. TEM/TEM; 220 pF max ISENSE2 capacitance tolerance ensures noise immunity in high-dV/dt medical environments.

Use Scenario: -48 V telecom rectifier with hot-swap capability, 3 kW output, and strict 100-ms hold-up requirement per GR-1089-CORE.

IC Role / Device Role / Timing Role: UCC28513N regulates boost PFC and dual-active-bridge isolated DC/DC stage, utilizing SS2 soft-start to limit inrush into bulk capacitors during hot-plug events.

Use Value: 47% PFC bus dropout threshold extends hold-up margin by 18 ms; 2-A/3-A gate drivers eliminate need for discrete buffer stages, improving reliability and thermal margin.

Equivalent & Alternatives

The following parts are listed as comparable options for similar PFC+PWM controller applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
UCC28511N	Lower VCC UVLO turn-on (10.2 V same), but UVLO hysteresis = 0.5 V (vs. 3.2 V for UCC28513N); identical 1:1 frequency ratio and pinout.	Optimized for low-voltage brown-out resilience; less suitable for systems requiring deep hold-up due to reduced UVLO2 hysteresis (1.45 V vs. 3.2 V).	Select UCC28511N only if system operates exclusively in stable utility grids with minimal line sag; UCC28513N preferred for industrial/medical where hold-up margin is critical.
UCC28512N	Same 1:1 frequency ratio and PDIP package, but higher UVLO2 turn-off (5.30 V) and lower hysteresis (1.45 V); different PFC bus dropout threshold (71% vs. 47%).	Better suited for systems with auxiliary bias rails that remain active longer; less effective for extended hold-up relying solely on PFC bus energy.	Choose UCC28512N when auxiliary VCC is available during brown-out; UCC28513N is superior when hold-up must be sustained purely from PFC bulk capacitor discharge.

Compared with UCC28511N and UCC28512N, the UCC28513N uniquely balances low UVLO turn-on (10.2 V) with high UVLO2 hysteresis (3.2 V) and deep PFC bus dropout (47%), making it the optimal choice for applications demanding both robust startup and maximum hold-up time without auxiliary support.

Availability

UCC28513N is available at Aetrix Electronics and suitable for server power supplies, industrial AC/DC adapters, medical imaging systems, and telecom rectifier modules requiring stable component supply and long-term lifecycle support.

Supply support for UCC28513N includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in power management IC design and manufacturing.

The UCC28513N belongs to TI's UCC2851x family of combination PFC/PWM controllers, engineered specifically for cost-sensitive, high-efficiency AC/DC power conversion systems requiring IEC 61000-3-2 compliance and simplified board-level integration.

FAQ

What is the UVLO hysteresis specification for UCC28513N?

The UCC28513N features a 3.2-V UVLO hysteresis (turn-on at 10.2 V, turn-off at 6.98 V) and a separate 3.2-V hysteresis for PWM UVLO2 (turn-on at 6.75 V, turn-off at 3.55 V). This wide hysteresis prevents oscillatory behavior during marginal line conditions and ensures clean startup/shutdown sequencing. The UCC28513N datasheet confirms these values in the Electrical Characteristics table under "UVLO hysteresis" and "PWM UVLO2 hysteresis" sections.

How does UCC28513N implement zero-power detection?

The UCC28513N monitors the VAOUT pin voltage: when VAOUT falls below 0.20–0.50 V (typ. 0.33 V), the internal zero-power comparator disables GT1 gate drive. This occurs because VAOUT reflects PFC output voltage error; collapse below threshold indicates negligible load. The UCC28513N datasheet specifies this behavior in the "Zero Power" section and confirms VAOUT's role as both regulation output and zero-power detect input.

Can UCC28513N support PFC and PWM stages operating at different frequencies?

No - the UCC28513N is configured for 1:1 PFC:PWM frequency ratio only. Devices with 1:2 ratio (e.g., UCC28514N) use different part numbers. The UCC28513N datasheet explicitly states in the "Available Options" table and "Description" section that UCC28513N operates with identical PFC and PWM switching frequencies, set by the RT resistor and measured at CT_BUFF.

What is the maximum gate drive current capability of UCC28513N?

The UCC28513N provides 2-A peak source and 3-A peak sink current on both GT1 (PFC) and GT2 (PWM) outputs. Absolute maximum ratings confirm pulsed sourcing up to −2.5 A and sinking up to 3.5 A. These values are validated in the "Absolute Maximum Ratings" and "PFC/PWM Gate Driver" sections of the UCC28513N datasheet, enabling direct drive of MOSFETs up to 500 V/20 A in typical applications.

How is soft-start implemented for the PWM stage in UCC28513N?

The UCC28513N implements PWM soft-start via the SS2 pin: an internal 10.5-µA current source charges an external capacitor from GND to 3 V, ramping VERR and thus GT2 duty cycle. Startup time is t_SS = 3 V / 10.5 µA × C_SS2. The UCC28513N datasheet details this in the "PWM Stage Soft-Start" electrical characteristics table and "Detailed Pin Descriptions" for SS2, confirming the 10.5 µA charge current and 3-V endpoint.

UCC28513N Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: -

Package/Case:: 20-DIP (0.300", 7.62mm)

Packaging:: Bulk

Product Status:: Obsolete

Mode:: Average Current

Frequency - Switching:: 200kHz

Current - Startup:: 100 µA

Voltage - Supply:: 9.7V ~ 18V

Operating Temperature:: -40°C ~ 105°C

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: 20-PDIP

UCC28513N FAQ

1.How can I place an order for UCC28513N through Aetrix?

Please submit a Request for Quotation (RFQ) for UCC28513N on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for UCC28513N reliable?

The price and inventory of UCC28513N are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCC28513N is usually 5 days.

3.What payment methods are accepted for UCC28513N?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCC28513N transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for UCC28513N?

UCC28513N orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your UCC28513N order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for UCC28513N?

For technical support, including UCC28513N datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCC28513N requirements.

6.How does Aetrix verify that UCC28513N is sourced from the original manufacturer or authorized distributors?

All UCC28513N products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCC28513N meets industry standards.

7.What is the process for return or replacement of UCC28513N?

All UCC28513N units undergo pre-shipment inspection (PSI). If there is an issue with UCC28513N, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The UCC28513N part is unused and in its original packaging.

Return procedure for UCC28513N:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…