My Inquiry
My Account
Texas Instruments UCC28515DW
- Part No.:
- UCC28515DW
- Manufacturer:
- Texas Instruments
- Category:
- PFC (Power Factor Correction)
- Package:
- 20-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
UCC28515DW.pdf
- Description:
- IC PFC CTR AVERAGE 200KHZ 20SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:4,632
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCC28515DW from Texas Instruments is a dual-stage combination controller integrating average-current-mode PFC and peak-current-mode PWM control in a single SOIC-20 IC. It delivers 2-A source / 3-A sink gate drive for both stages, supports 1:2 PFC:PWM frequency ratio (PFC at ~100 kHz, PWM at ~200 kHz), and features input voltage feedforward, programmable soft-start, and zero power detect. It targets off-line AC-DC power supplies requiring IEC 61000-3-2 compliance, such as server PSUs and industrial SMPS.
For engineers reviewing the UCC28515DW datasheet, UCC28515DW pinout, UCC28515DW application, or UCC28515DW equivalent, key selection criteria include its 1:2 frequency ratio configuration, dual UVLO thresholds (10.2 V turn-on / 5.3 V turn-off for PWM stage), 7.5-V precision reference, and verified compatibility with boost PFC + flyback/buck-derived PWM topologies.
Technical Context
The UCC28515DW implements leading-edge modulation for the PFC stage and trailing-edge modulation for the PWM stage to minimize ripple current in the boost output capacitor. Its PFC section uses a three-input linearized multiplier with input voltage feedforward and a transconductance voltage amplifier (gM = 70–130 µS) for fast transient response and accurate power limiting.
The PWM stage operates at twice the PFC frequency (e.g., 200 kHz vs. 100 kHz), with programmable maximum duty cycle (70–80% clamped via D_MAX pin), slope compensation via CT_BUFF ramp, and independent UVLO2 (6.3 V turn-on, 5.3 V turn-off). Sequencing ensures PWM activation only after PFC output reaches 90% of regulation and sustains operation until PFC drops to 71% of nominal.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| PFC:PWM Frequency Ratio | 1:2 - PWM stage runs at double PFC frequency (e.g., 200 kHz PWM / 100 kHz PFC), reducing boost capacitor ripple and enabling smaller output capacitance. |
| VCC UVLO Turn-On/Off | 10.2 V / 9.7 V - Ensures reliable startup above brownout conditions and graceful shutdown during line dropout. |
| PWM UVLO2 Threshold | 6.3 V turn-on, 5.3 V turn-off - Independent secondary UVLO for PWM stage enables staged power-down sequencing. |
| Gate Drive Strength | 2-A source / 3-A sink per GT1/GT2 - Directly drives MOSFET gates without external buffers in medium-power designs (≤300 W). |
| Reference Voltage | 7.5 V ±15 mV - Precision internal reference powers feedback networks and sets scaling for D_MAX, PKLMT, and VFF circuits. |
| Zero Power Detect | 0.33 V VAOUT threshold - Disables PFC gate drive when output voltage collapses, preventing idle-stage conduction losses. |
| Max Duty Cycle Clamp | 75% typical (D_MAX = 4.15 V) - Prevents transformer saturation in flyback or forward converters under overload or startup. |
Pinout & Package
UCC28515DW is housed in a 20-pin SOIC (DW) package with 1.27 mm pitch, rated for −40°C to +105°C operation and 0.7 W power dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GT1 (12) | PFC gate driver output | 2-A source / 3-A sink totem pole driving boost MOSFET; disabled outside UVLO window. |
| GT2 (10) | PWM gate driver output | Identical drive strength to GT1; active only after PFC output reaches 90% regulation. |
| VSENSE (3) | PFC voltage error amplifier inverting input | Feedback node for PFC output voltage regulation; also feeds OVP, ENABLE, and UVLO2 comparators. |
| VERR (7) | PWM error amplifier input | Accepts optocoupler output signal; clamped to 3 V max to limit duty cycle; pulls 10 µA typical. |
| IAC (18) | PFC multiplier current input | Receives rectified line voltage scaled by external resistor; max 500 µA for full-range line sensing. |
| VFF (19) | PFC voltage feedforward input | Sources IAC/2 current; external RC filter generates feedforward voltage (1.4 V low-line, 4.7 V high-line). |
| CAOUT (15) | PFC current amplifier output | Drives PFC PWM comparator; connects to MOUT for loop compensation; swing range 0–5.5 V. |
| VAOUT (1) | PFC transconductance amplifier output | Regulates PFC output; slew-enhanced (3.3 mA peak) for fast recovery; zero-power detect triggered below 0.33 V. |
| D_MAX (4) | PWM max duty cycle clamp input | Analog voltage (0.09–0.90 × VREF) sets hard duty limit; 4.15 V → ~75% max duty cycle. |
| SS2 (13) | PWM soft-start timing capacitor | External capacitor charged by 10.5 µA current source; controls GT2 ramp-up time from 0% to clamped duty. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated PFC + PWM control | Eliminates inter-stage timing mismatches and reduces BOM count versus discrete controllers. |
| Leading-edge PFC / trailing-edge PWM modulation | Reduces RMS ripple current in boost output capacitor by up to 30% versus TEM/TEM schemes. |
| Programmable 1:2 frequency ratio | Enables higher PWM switching frequency for smaller magnetics while maintaining PFC efficiency at lower frequency. |
| Independent PWM UVLO2 with hysteresis | Allows controlled PWM shutdown during PFC collapse-critical for hold-up time management in AC-DC systems. |
| Zero power detect with hysteresis | Turns off PFC stage when VAOUT falls below 0.33 V (±90 mV hysteresis), cutting standby losses. |
Applications
| Server Power Supply | Industrial AC-DC Adapter |
|---|---|
Use Scenario: 80 PLUS Titanium-certified 1 kW PSU with boost PFC front-end and LLC resonant or flyback PWM stage. IC Role / Device Role / Timing Role: UCC28515DW provides synchronized PFC and PWM control with 1:2 frequency ratio, enabling optimized EMI filtering and reduced boost capacitor stress. Use Value: Meets IEC 61000-3-2 Class A harmonic limits while supporting >95% efficiency at 50% load via precise average-current-mode PFC and peak-current-mode PWM. | Use Scenario: DIN-rail mounted 24 V/48 V industrial power module with wide input range (85–265 VAC) and reinforced isolation. IC Role / Device Role / Timing Role: UCC28515DW manages PFC regulation and isolated flyback PWM control with independent UVLO2 sequencing for robust line dropout recovery. Use Value: Maintains regulated output during 20-ms AC dips via 71% PFC hold-up threshold and fast VAOUT slew rate (3.3 mA), ensuring PLC controller uptime. |
| Medical Equipment PSU | Telecom Rectifier Module |
Use Scenario: IEC 60601-1 compliant 400 W diagnostic imaging power supply requiring low leakage and high reliability. IC Role / Device Role / Timing Role: UCC28515DW executes feedforward-enhanced PFC and slope-compensated PWM control, minimizing audible noise and EMI in sensitive analog environments. Use Value: Input voltage feedforward (VFF) and linearized multiplier deliver <3% THD across 90–265 VAC, satisfying medical EMC requirements without added filters. | Use Scenario: -48 V telecom rectifier with hot-swap capability and OR-ing FET control, operating from 85–305 VAC. IC Role / Device Role / Timing Role: UCC28515DW controls boost PFC and forward-derived PWM stage with programmable D_MAX clamp to prevent transformer saturation during surge events. Use Value: 75% max duty cycle limit (via D_MAX pin) and 1.3 V peak current threshold on ISENSE2 ensure stable operation under 300% load transients. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PFC+PWM controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC28514DW | Same 1:2 PFC:PWM ratio but higher UVLO (16 V turn-on / 5.3 V turn-off); no change to PWM UVLO2 hysteresis. | Better suited for high-line-only or wide-range inputs where 10.2 V UVLO may cause nuisance tripping. | Select UCC28514DW if primary AC input exceeds 180 VAC and stable startup at low line is not required. |
| UCC28070DW | Dedicated CCM PFC controller only (no integrated PWM); requires external PWM IC; higher PFC accuracy and better light-load PF. | Used in high-efficiency, digitally controlled PSUs where PFC and PWM are independently optimized. | Choose UCC28070DW + separate PWM IC when >98% PFC efficiency or digital interface capability is mandatory. |
Compared with UCC28514DW, UCC28515DW offers lower UVLO turn-on for universal-input compatibility; compared with UCC28070DW, it trades PFC optimization for integration and cost reduction in mid-power analog designs.
Availability
UCC28515DW is available at Aetrix Electronics and suitable for server power supplies, industrial AC-DC adapters, and medical equipment PSUs requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for UCC28515DW includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and power management solutions with deep expertise in power conversion ICs.
The UCC28515DW belongs to TI's UCC2851x family of combination PFC/PWM controllers, designed specifically for cost-sensitive, high-reliability off-line AC-DC power systems needing IEC 61000-3-2 compliance and simplified board layout.
FAQ
What is the PFC:PWM frequency ratio configured in the UCC28515DW?
The UCC28515DW is factory-configured for a 1:2 PFC:PWM frequency ratio - meaning the PWM stage operates at twice the frequency of the PFC stage (e.g., 200 kHz PWM / 100 kHz PFC). This ratio minimizes boost capacitor ripple and allows independent optimization of magnetic components. The ratio is fixed per device variant and cannot be changed externally.
How does the UCC28515DW handle power sequencing between PFC and PWM stages?
The UCC28515DW enforces strict sequencing: the PWM stage remains disabled until the PFC output voltage reaches 90% of its programmed regulation level. During AC line dropout, PWM continues operating until the PFC output falls to 71% of nominal. This behavior is hard-coded into the UCC28515DW and ensures stable bus voltage before downstream conversion begins.
What is the function of the D_MAX pin on the UCC28515DW?
The D_MAX pin (Pin 4) on the UCC28515DW sets the maximum duty cycle for the PWM stage via an analog voltage (0.09–0.90 × VREF). At 4.15 V, it clamps GT2 duty to ~75%, protecting transformers in flyback or forward topologies from saturation. The relationship is linear and calibrated - no external compensation is needed beyond a precision resistor divider from VREF.
Does the UCC28515DW support slope compensation for the PWM current sense?
Yes, the UCC28515DW supports slope compensation via the CT_BUFF pin (Pin 5), which outputs a buffered 4-V amplitude oscillator ramp. Connecting a resistor from CT_BUFF to ISENSE2 injects this ramp directly into the PWM current comparator, stabilizing peak-current-mode control in duty cycles above 50%. This feature is fully integrated and requires no additional op-amps or timing circuitry.
What is the purpose of the zero power detect function in the UCC28515DW?
The zero power detect function in the UCC28515DW monitors the VAOUT pin and disables GT1 when VAOUT falls below 0.33 V (with 40–140 mV hysteresis). This occurs when PFC output voltage collapses - for example, during AC removal or severe overload. By turning off the PFC switch, the UCC28515DW eliminates unnecessary conduction losses and improves system-level standby efficiency.
UCC28515DW Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 20-SOIC (0.295", 7.50mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Mode:
- Average Current
- Frequency - Switching:
- 200kHz
- Current - Startup:
- 100 µA
- Voltage - Supply:
- 9.7V ~ 18V
- Operating Temperature:
- -40°C ~ 105°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-SOIC
UCC28515DW FAQ
1.How can I place an order for UCC28515DW through Aetrix?
Please submit a Request for Quotation (RFQ) for UCC28515DW on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCC28515DW reliable?
The price and inventory of UCC28515DW are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCC28515DW is usually 5 days.
3.What payment methods are accepted for UCC28515DW?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCC28515DW transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCC28515DW?
UCC28515DW orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCC28515DW order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCC28515DW?
For technical support, including UCC28515DW datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCC28515DW requirements.
6.How does Aetrix verify that UCC28515DW is sourced from the original manufacturer or authorized distributors?
All UCC28515DW products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCC28515DW meets industry standards.
7.What is the process for return or replacement of UCC28515DW?
All UCC28515DW units undergo pre-shipment inspection (PSI). If there is an issue with UCC28515DW, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCC28515DW part is unused and in its original packaging.
Return procedure for UCC28515DW:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCC28515DW Tags
-
ICE2PCS01GXUMA1
Infineon Technologies
-
NCP1654BD133R2G
onsemi
-
MC33262DR2G
onsemi
-
ICE3PCS03GXUMA1
Infineon Technologies
-
NCP1631DR2G
onsemi
-
L4981BD013TR
STMicroelectronics
-
UCC28070DWR
Texas Instruments
-
UCC28070PWR
Texas Instruments
-
UC3854DWTR
Texas Instruments
-
L4981AD013TR
STMicroelectronics
-
UCC2817D
Texas Instruments
-
UC2854BDWTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
