My Inquiry
My Account
Texas Instruments UCC29910APW
- Part No.:
- UCC29910APW
- Manufacturer:
- Texas Instruments
- Category:
- PFC (Power Factor Correction)
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
UCC29910APW.pdf
- Description:
- IC PFC CTRLR AVER 106KHZ 14TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,891
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCC29910APW from Texas Instruments is a buck topology power factor correction (PFC) controller designed for universal-input AC-DC adapters requiring >0.9 power factor, 84 V nominal bulk output, and compliance with IEC 61000-3-2. It delivers 65–130 W with fixed 100 kHz switching, SmartStart startup, and SmartBurst light-load mode. Key parameters include 3.0–3.6 V VDD supply, 90% max duty cycle, and latching FAULT protection.
For engineers reviewing the UCC29910APW datasheet, UCC29910APW pinout, UCC29910APW application, or UCC29910APW equivalent, this controller is selected for high-efficiency buck PFC front ends where inrush limiting, low no-load loss, and line-synchronized soft-start are critical - especially in space-constrained laptop adapters and low-profile power supplies.
Technical Context
The UCC29910APW implements average current-mode control using VBULK and dual CS inputs to regulate output voltage without slope compensation. Its internal 100 kHz oscillator drives PFCDRV with programmable DMAX (90%) and line-dependent DMIN, while REFIN (1.500 V reference) scales all sensing thresholds proportionally.
SmartStart enables fast, controlled bulk capacitor ramp-up by applying constant volt-second product to the inductor; brown-out detection (21 ms timeout at VBL = 249 mVRMS) and BULK OV clamp (107% of VNM, non-latching) provide robust line and overvoltage protection. Startup uses external depletion-mode FET control via BIASCTRL and BIASSNS feedback.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDD Supply Range | 3.0–3.6 V - powers internal circuitry; requires local 1 µF ceramic decoupling between pins 1 and 14. |
| Switching Frequency | 100 kHz (±6 kHz) - fixed-frequency operation ensures predictable EMI profile and simplifies filter design. |
| Max Duty Cycle | 90% - limits conduction time to prevent saturation during high-line conditions and ensure safe inductor volt-second handling. |
| VBULK Sensing Threshold | 1.048 V (nominal) - scaled to correspond to 84 V bulk output; accuracy directly impacts regulation precision. |
| LINESNS Brown-Out Level | 249 mVRMS - triggers latched shutdown if sustained <21 ms; enables recovery only after 120 ms below 218 mVRMS. |
| FAULT Latch Time | 100 µs - distinguishes transient faults (<100 µs, non-latched) from persistent faults (≥100 µs, latched shutdown). |
| BIASCTRL Output Logic | Active-low open-drain - controls external depletion-mode FET for startup and SmartBurst bias rail maintenance. |
Pinout & Package
UCC29910APW is housed in a 14-pin TSSOP (PW) package with exposed pad thermal enhancement. Pin 14 (VSS) serves as the common ground reference; pins 7 and 11 are no-connect and must remain unconnected.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Pin 1) | Supply input | Primary power rail; must be decoupled locally with 1 µF ceramic capacitor to stabilize internal bias. |
| VBULK (Pin 2) | Analog sense input | Senses bulk capacitor voltage; scaling network sets 1.048 V = 84 V output; Thevenin impedance <20 kΩ required. |
| CS (Pins 3 & 5) | Current sense input | Dual low-side PFC FET current sensing; both pins must be paralleled; 150 mΩ resistor optimal at 90 W. |
| LINESNS (Pin 4) | Rectified AC line sense | Measures RMS line voltage; scaled to 1.158 V peak at 264 VAC; ratio to VBULK must be ~1:4 for SmartStart. |
| REFIN (Pin 6) | Reference input | Accepts external 1.500 V reference (e.g., TLVH431A); all internal thresholds scale proportionally with this voltage. |
| FAULT (Pin 8) | Digital fault input | Pulled low to initiate shutdown; 100 µs sampling window determines latched vs. transient response. |
| BIASSNS (Pin 9) | Bias rail monitor | Tracks auxiliary bias voltage (8–12 V range); triggers BIASCTRL low when falling below 457 mV (VB(min)). |
| TST (Pin 10) | Test pin | No user function; must be tied directly to VDD per datasheet requirement. |
| BIASCTRL (Pin 12) | Startup FET control | Open-drain output driving external depletion-mode FET; active-low enables bias rail recharge during SmartBurst. |
| PFCDRV (Pin 13) | Gate drive output | Drives external level-shifting gate driver (e.g., UCC27324); 90% max duty cycle enforced internally. |
| VSS (Pin 14) | Ground reference | Common return for all analog and digital circuitry; must be low-impedance connection to PCB ground plane. |
Key Features
| Feature | Design Value |
|---|---|
| Buck topology PFC | Eliminates inrush current limiting components and reduces common-mode noise vs. boost PFC, enabling smaller EMC filters. |
| SmartStart algorithm | Applies constant volt-second product to inductor during startup, ramping VBULK to 84 V rapidly while ensuring zero-current turn-off. |
| SmartBurst light-load mode | Reduces no-load power consumption by gating full-power bursts instead of continuous switching - critical for Energy Star compliance. |
| Latching FAULT protection | Prevents uncontrolled restart after overvoltage or overload events; cleared only by extended line brown-out or power cycle. |
| Internal 100 kHz oscillator | Provides stable timing base independent of line or load variation, simplifying loop compensation and EMI filtering. |
Applications
| Laptop AC Adapters | USB-C PD Power Supplies |
|---|---|
Use Scenario: 90 W adapter converting 90–264 VAC to 19.25 V for notebook charging with strict size constraints. IC Role / Device Role / Timing Role: Buck PFC controller regulating 84 V bulk bus; synchronizes switching with rectified line to shape input current. Use Value: Achieves >0.9 PF across universal line while enabling compact half-bridge secondary stage controlled by UCC29900. |
Use Scenario: Multi-port USB-C PD charger delivering 65 W+ with multiple outputs and dynamic load sharing. IC Role / Device Role / Timing Role: Primary PFC stage controller maintaining high efficiency at partial loads via SmartBurst mode. Use Value: Reduces standby power to <300 mW and eliminates need for NTC thermistors or bleeder resistors due to inherent inrush limiting. |
| Industrial IoT Power Modules | Medical Grade Low-Profile PSUs |
Use Scenario: DIN-rail mounted 65 W power module powering edge sensors and wireless gateways in factory environments. IC Role / Device Role / Timing Role: Line-synchronized PFC controller with brown-out recovery and latch protection for unattended operation. Use Value: Recovers autonomously from 21 ms brown-outs without host intervention; meets IEC 61000-3-2 Class D harmonic limits. |
Use Scenario: Compact 100 W medical PSU for portable diagnostic equipment requiring low EMI and high reliability. IC Role / Device Role / Timing Role: Low-noise buck PFC front end minimizing common-mode emissions into sensitive analog circuits. Use Value: Enables reduced Y-capacitor values and smaller common-mode chokes due to inherently lower noise generation vs. boost topologies. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar buck PFC controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC29912APW | Higher VDD UVLO (4.5 V), integrated 5-V LDO, supports up to 250 W with enhanced burst mode. | Targeted at higher-power industrial adapters where auxiliary rail generation and wider input range are needed. | Select UCC29912APW when system requires self-contained bias supply and >130 W capability; not pin-compatible due to added LDO pins. |
| NCP1653ADR2G | Boost-only PFC controller, 65–150 W range, no buck topology support, fixed 65 kHz frequency. | Used where boost architecture is mandated by legacy design or higher output voltage (>380 V) requirements. | Choose NCP1653ADR2G only if boost topology is required; lacks SmartStart, SmartBurst, and buck-specific protections like BULK OV clamp. |
Compared with UCC29910APW, UCC29912APW adds integrated bias regulation and higher power headroom but requires PCB redesign, while NCP1653ADR2G offers mature boost-PFC implementation but cannot replicate the inrush-free buck operation or low-noise benefits of the UCC29910APW.
Availability
UCC29910APW is available at Aetrix Electronics and suitable for high-efficiency AC-DC adapters, low-profile power supplies, and industrial IoT power modules requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for UCC29910APW includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in power conversion and energy-efficient design.
The UCC29910A belongs to TI's dedicated PFC controller product line, engineered specifically for buck-based power factor correction in sub-200 W AC-DC systems where size, efficiency, and EMI performance are prioritized.
FAQ
What is the primary topology supported by the UCC29910APW?
The UCC29910APW is exclusively designed for buck topology power factor correction. It does not support boost, flyback, or other PFC configurations. Its internal architecture - including SmartStart ramp control, BULK OV clamp, and dual CS inputs - is optimized for low-voltage bulk outputs (e.g., 84 V) and inherently limits inrush current without external NTCs or relays. This makes UCC29910APW ideal for compact, high-density adapters where traditional boost PFC would require larger magnetics and higher voltage stress.
How does the UCC29910APW achieve power factor correction without slope compensation?
The UCC29910APW uses average current-mode control, which inherently eliminates the need for slope compensation. It compares the sensed average inductor current (via dual CS pins) against a demand signal derived from the VBULK/REFIN error amplifier output. This direct averaging avoids subharmonic oscillation risks present in peak-current-mode controllers. As a result, UCC29910APW maintains stable regulation across universal line inputs (90–264 VAC) and load ranges (0–130 W) without external compensation networks - simplifying design and improving robustness.
What is the role of the REFIN pin in the UCC29910APW, and why must it be externally supplied?
The REFIN pin on the UCC29910APW accepts an external 1.500 V precision reference (e.g., TLVH431A) that serves as the master scaling source for all internal comparators and error amplifiers - including VBULK, LINESNS, BIASSNS, and FAULT thresholds. Because these thresholds scale linearly with REFIN voltage, using an accurate, low-drift external reference ensures consistent PFC performance across temperature and line variations. The UCC29910APW does not include an internal bandgap reference; omitting or misbiasing REFIN will cause proportional errors in all sensing functions and render UCC29910APW nonfunctional.
Can the UCC29910APW operate without an external startup FET?
No - the UCC29910APW requires an external depletion-mode FET controlled by BIASCTRL and monitored via BIASSNS for reliable startup. Unlike controllers with integrated high-voltage start-up circuits, UCC29910APW relies on this external FET to charge the VDD rail from the rectified AC line before VDD reaches 3.0 V. The BIASSNS pin detects when the bias rail reaches 913 mV (VB(max)) to disable the FET, and drops to 457 mV (VB(min)) to re-enable it during SmartBurst mode. Omitting this FET prevents UCC29910APW from initializing or sustaining operation under light load.
What happens during a brown-out event on the UCC29910APW, and how is recovery handled?
When the RMS voltage at LINESNS falls below 249 mVRMS (VBL) for more than 21 ms, the UCC29910APW enters latched shutdown: PFCDRV and BIASCTRL go low, halting power transfer. Recovery occurs autonomously if LINESNS remains below 218 mVRMS (VRS) for ≥120 ms, then rises above 264 mVRMS (VBH); the UCC29910APW then initiates SmartStart after a 10-second delay. No power cycling is required. This behavior ensures stable operation during grid sags while preventing nuisance tripping - a key reliability feature for UCC29910APW in industrial and medical applications.
UCC29910APW Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Mode:
- Average Current
- Frequency - Switching:
- 94kHz ~ 106kHz
- Current - Startup:
- -
- Voltage - Supply:
- 3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 105°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-TSSOP
UCC29910APW FAQ
1.How can I place an order for UCC29910APW through Aetrix?
Please submit a Request for Quotation (RFQ) for UCC29910APW on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCC29910APW reliable?
The price and inventory of UCC29910APW are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCC29910APW is usually 5 days.
3.What payment methods are accepted for UCC29910APW?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCC29910APW transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCC29910APW?
UCC29910APW orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCC29910APW order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCC29910APW?
For technical support, including UCC29910APW datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCC29910APW requirements.
6.How does Aetrix verify that UCC29910APW is sourced from the original manufacturer or authorized distributors?
All UCC29910APW products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCC29910APW meets industry standards.
7.What is the process for return or replacement of UCC29910APW?
All UCC29910APW units undergo pre-shipment inspection (PSI). If there is an issue with UCC29910APW, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCC29910APW part is unused and in its original packaging.
Return procedure for UCC29910APW:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCC29910APW Tags
-
ICE2PCS01GXUMA1
Infineon Technologies
-
NCP1654BD133R2G
onsemi
-
MC33262DR2G
onsemi
-
ICE3PCS03GXUMA1
Infineon Technologies
-
NCP1631DR2G
onsemi
-
L4981BD013TR
STMicroelectronics
-
UCC28070DWR
Texas Instruments
-
UCC28070PWR
Texas Instruments
-
UC3854DWTR
Texas Instruments
-
L4981AD013TR
STMicroelectronics
-
UCC2817D
Texas Instruments
-
UC2854BDWTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
