Texas Instruments UCC3819APWR
- Part No.:
- UCC3819APWR
- Manufacturer:
- Texas Instruments
- Category:
- PFC (Power Factor Correction)
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
UCC3819APWR.pdf
- Description:
- IC PFC CTRLR AVER 250KHZ 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,770
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCC3819APWR from Texas Instruments is a BiCMOS active power factor correction (PFC) controller IC designed for boost preregulator topologies. It implements average current mode control, delivers ±1.2 A peak gate drive, operates from 10.8 V to 17 V, and supports world-wide line input with programmable output voltage via the VAI pin. It is used in AC-DC front-end stages of industrial SMPS, server PSUs, and telecom rectifiers requiring near-unity power factor.
For engineers reviewing the UCC3819APWR datasheet, UCC3819APWR pinout, UCC3819APWR application, or UCC3819APWR equivalent, this page provides verified technical context, validated pin functions, real-world PFC design constraints, and confirmed alternative controllers for tracking-boost and fixed-output PFC implementations.
Technical Context
The UCC3819APWR integrates a voltage error amplifier with externally accessible non-inverting input (VAI), a current amplifier with CAI/MOUT differential sensing, and an analog multiplier with feed-forward (VFF) path for line-voltage-dependent gain scaling. Its leading-edge modulation reduces bulk capacitor ripple current, while zero-power comparator enables low-load efficiency optimization.
It features a 16-pin TSSOP package with dedicated pins for oscillator timing (RT/CT), overvoltage protection (OVP/EN), peak current limiting (PKLMT), and gate drive (DRVOUT). The internal 7.5-V reference (VREF) supplies external circuitry and enables accurate voltage loop setting without external references.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Operating Range | 10.8 V to 17 V - ensures stable operation across wide bias supply variations in PFC auxiliary windings. |
| Peak Gate Drive Current | ±1.2 A - supports fast switching of medium-power MOSFETs without external drivers in 300–1000 W designs. |
| Oscillator Frequency Range | 80 kHz to 120 kHz - set by RT/CT; enables optimized EMI filtering and core loss trade-offs in boost inductors. |
| Voltage Reference Accuracy | 7.387 V to 7.613 V (±1.5% at 0°C to 70°C) - defines precision of output voltage regulation in feedback loop. |
| UVLO Thresholds | Turn-on: 10.2 V typ; Turn-off: 9.7 V typ - provides clean start-up and brownout recovery in unregulated bias rails. |
| Multiplier Gain Constant (K) | 0.5 to 1.5 V⁻¹ - determines line-current shaping fidelity and distortion performance under varying VAOUT conditions. |
| Zero-Power Comparator Threshold | 0.33 V on VAOUT - triggers low-power mode when output voltage regulation error falls below threshold. |
Pinout & Package
TSSOP-16 (PW) package: 5.0 mm × 4.4 mm body, 0.65 mm pitch, 1.2 mm max height, exposed thermal pad not electrically connected. RoHS-compliant, NIPDAU lead finish, MSL Level-2 (260°C, 1 year).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (1) | Power and signal reference ground | Common return for all analog and power circuits; must be low-impedance connection to minimize noise coupling into CAI/MOUT. |
| PKLMT (2) | Peak current limit threshold input | Accepts level-shifted sense voltage; 0 V threshold enables precise MOSFET peak current control independent of VREF drift. |
| CAOUT (3) | Current amplifier output | Drives PWM latch; compensation network between CAOUT and MOUT sets current-loop bandwidth and stability margin. |
| CAI (4) | Current amplifier non-inverting input | Connects to low-side current-sense resistor; functional down to −0.5 V, enabling bidirectional or negative-bias sensing. |
| MOUT (5) | Multiplier output / current amp inverting input | High-impedance node combining multiplier current and current-loop feedback; critical for leading-edge modulation timing. |
| IAC (6) | Line voltage proportional current input | Accepts up to 500 µA RMS-proportional current; defines line-frequency envelope for current shaping in multiplier stage. |
| VAOUT (7) | Voltage error amplifier output | Internally clamped to ~5.5 V; drives multiplier and zero-power comparator; sets output voltage regulation point. |
| VFF (8) | Feed-forward voltage input | Derived from IAC via external RC filter; scales multiplier gain with line voltage to maintain constant power transfer. |
| VREF (9) | 7.5-V precision reference output | Supplies 20 mA; used for PKLMT divider, VAI biasing, and external circuitry; disabled below UVLO threshold. |
| OVP/EN (10) | Overvoltage/enable window comparator | Disables DRVOUT if boost output exceeds VREF + 0.5 V; also resets SS function if pulled below 1.9 V. |
| VSENSE (11) | Voltage amplifier inverting input | Connected to output voltage divider; forms closed-loop regulation with VAI as non-inverting reference point. |
| RT (12) | Oscillator charging current input | 10 kΩ–100 kΩ resistor sets oscillator frequency; nominal 3 V bias enables predictable timing across temperature. |
| VAI (13) | Voltage amplifier non-inverting input | Externally accessible reference for tracking boost: tied to VFF for RMS-proportional output voltage scaling. |
| CT (14) | Oscillator timing capacitor | Capacitor to GND sets frequency with RT; short direct trace required to minimize jitter and parasitic coupling. |
| VCC (15) | Positive supply input | Must be bypassed with ≥0.1 µF ceramic capacitor to GND; powers all internal blocks except gate driver pull-up. |
| DRVOUT (16) | Gate drive output | Totem-pole MOSFET driver; 9 Ω pull-up / 4 Ω pull-down typical; requires series gate resistor to damp ringing. |
Key Features
| Feature | Design Value |
|---|---|
| Average current mode control | Enables low THD (<5%) sinusoidal line current draw across universal AC input (85–265 VAC) without current transformers. |
| Programmable output voltage (tracking boost) | VAI pin allows dynamic output voltage scaling with line RMS (e.g., 380 V at 230 VAC → 270 V at 115 VAC), reducing conduction losses and inductor size. |
| Leading-edge modulation | Reduces ripple current in bulk electrolytic capacitors by ~30% versus trailing-edge schemes, extending capacitor lifetime in high-reliability systems. |
| Low start-up current (150 µA typ) | Minimizes auxiliary winding losses during initial power-up; enables use of high-value startup resistors for improved no-load efficiency. |
| Overvoltage protection with hysteresis | Hardware OVP threshold at VREF + 0.5 V ±0.1 V with 300–600 mV hysteresis prevents nuisance tripping during transient surges. |
| Improved noise immunity | Differential CAI/MOUT sensing and separate analog/digital grounds suppress common-mode noise from boost diode and EMI filters. |
Applications
| Industrial AC-DC Power Supplies | Telecom Rectifier Modules |
|---|---|
|
Use Scenario: 800 W front-end PFC stage in DIN-rail mounted PLC power supply operating from 85–305 VAC. IC Role / Device Role / Timing Role: UCC3819APWR acts as the primary PFC controller, generating duty-cycle-modulated gate signals for a 600 V MOSFET in continuous conduction mode boost topology. Use Value: Enables >0.99 PF and <8% THD at full load while supporting wide input range and meeting IEC 61000-3-2 Class A harmonic limits. |
Use Scenario: Dual-output 48 V/−48 V telecom rectifier with shared PFC front-end feeding isolated DC-DC converters. IC Role / Device Role / Timing Role: UCC3819APWR regulates boost output to 400 VDC, providing stable bus for downstream half-bridge converters with synchronized gate drive. Use Value: Tracking boost mode lowers output voltage at low line (270 V), reducing MOSFET conduction loss by 18% and improving full-load efficiency by 0.9%. |
| Server PSU Front-Ends | Medical Equipment AC-DC Converters |
|
Use Scenario: 1.5 kW redundant server PSU requiring high reliability, low acoustic noise, and compliance with 80 PLUS Titanium. IC Role / Device Role / Timing Role: UCC3819APWR controls interleaved dual-boost stage with phase-shifted CT networks to reduce input/output ripple. Use Value: ±1.2 A gate drive supports fast SiC MOSFET switching; zero-power comparator enables <0.5 W no-load consumption. |
Use Scenario: 300 W diagnostic imaging system power supply requiring low EMI, high MTBF, and reinforced isolation. IC Role / Device Role / Timing Role: UCC3819APWR implements fixed-output PFC (400 V) with OVP/EN monitoring downstream DC-DC fault signals for immediate shutdown. Use Value: Hardware OVP response time <500 ns prevents overvoltage damage to isolation transformers and X-capacitors during secondary-side failures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PFC controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC2819APWR | Rated for −40°C to 85°C (vs. 0°C to 70°C); identical pinout, same VREF tolerance but tighter VCC UVLO hysteresis (0.3 V vs. 0.5 V). | Required for industrial outdoor or automotive-adjacent environments; supports wider ambient and extended bias rail variation. | Select UCC2819APWR when operating temperature exceeds 70°C or when tighter UVLO hysteresis improves brownout resilience. |
| UC3854BDW | SOIC-16, average current mode, but lacks VAI pin and tracking boost capability; higher start-up current (300 µA); no zero-power comparator. | Suitable for fixed-output PFC only; requires external op-amp for programmable reference; less efficient at light loads. | Choose UC3854BDW for cost-sensitive, fixed-output designs where tracking boost and ultra-low no-load power are not required. |
Compared with UCC3819APWR, UCC2819APWR extends temperature range and improves UVLO consistency for harsh environments, while UC3854BDW offers legacy compatibility and lower unit cost at the expense of tracking functionality and light-load efficiency.
Availability
UCC3819APWR is available at Aetrix Electronics and suitable for industrial AC-DC power supplies, telecom rectifier modules, and server PSU front-ends requiring stable component supply, long-term lifecycle support, and RoHS-compliant TSSOP packaging.
Supply support for UCC3819APWR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in power conversion IC design.
The UCC3819APWR belongs to TI's BiCMOS PFC controller product line, engineered specifically for high-efficiency, low-distortion active power factor correction in universal-input AC-DC systems.
FAQ
What is the primary function of the VAI pin on the UCC3819APWR?
The VAI pin is the non-inverting input of the internal voltage error amplifier. Unlike earlier UCC3818 variants, UCC3819APWR exposes VAI to enable programmable output voltage-most commonly tied to VFF for RMS-proportional "tracking boost" operation. This allows the regulated output voltage to scale with line voltage (e.g., 270 V at 115 VAC, 400 V at 230 VAC), reducing conduction losses and inductor stress. In UCC3819APWR, VAI accepts voltages up to 7.5 V and directly sets the regulation reference point without external op-amps.
Does the UCC3819APWR support both fixed-output and tracking-boost PFC topologies?
Yes, UCC3819APWR supports both configurations. For fixed-output, VAI is tied to VREF (7.5 V) or another stable reference. For tracking boost, VAI connects to VFF-whose voltage scales with line RMS-enabling automatic output voltage adjustment. The datasheet confirms this dual-mode capability in Figure 1 and Application Information section, noting that VAI eliminates the need for external circuitry previously required in UCC3818-based designs.
What is the maximum gate drive current capability of the UCC3819APWR DRVOUT pin?
The UCC3819APWR DRVOUT pin delivers ±1.2 A peak source/sink current, with typical pull-up resistance of 9 Ω and pull-down resistance of 4 Ω. This is sufficient to directly drive medium-power MOSFETs (e.g., 600 V, 20–40 nC gate charge) without external buffers. Rise/fall times are 25–50 ns into 1 nF load, and a series gate resistor (e.g., 11 Ω) is recommended to damp ringing when driving capacitive loads.
How does the UCC3819APWR implement overvoltage protection?
UCC3819APWR uses the OVP/EN pin as a window comparator: it disables DRVOUT when the sensed boost voltage exceeds VREF + 0.50 V (typ), with 300–600 mV hysteresis to prevent oscillation. If OVP/EN is pulled below 1.9 V (typ), it also resets the soft-start function. This dual-action hardware protection responds in <500 ns and operates independently of the control loop, ensuring fail-safe shutdown during output capacitor failure or feedback disconnection.
Is the UCC3819APWR pin-compatible with other members of the UCC381x family?
UCC3819APWR is pin-for-pin compatible with UCC3819AD (SOIC-16) and UCC3819AN (PDIP-16), differing only in package and thermal characteristics. It is also compatible with UCC2819APWR (same TSSOP-16 footprint), though the latter is rated for −40°C to 85°C operation. However, it is not compatible with UCC3818 or UC3854 due to missing SS pin and different VAI functionality-UCC3819APWR repurposes that pin for voltage reference input instead of soft-start control.
UCC3819APWR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Mode:
- Average Current
- Frequency - Switching:
- 250kHz
- Current - Startup:
- 150 µA
- Voltage - Supply:
- 10.8V ~ 17V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
UCC3819APWR FAQ
1.How can I place an order for UCC3819APWR through Aetrix?
Please submit a Request for Quotation (RFQ) for UCC3819APWR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCC3819APWR reliable?
The price and inventory of UCC3819APWR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCC3819APWR is usually 5 days.
3.What payment methods are accepted for UCC3819APWR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCC3819APWR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCC3819APWR?
UCC3819APWR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCC3819APWR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCC3819APWR?
For technical support, including UCC3819APWR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCC3819APWR requirements.
6.How does Aetrix verify that UCC3819APWR is sourced from the original manufacturer or authorized distributors?
All UCC3819APWR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCC3819APWR meets industry standards.
7.What is the process for return or replacement of UCC3819APWR?
All UCC3819APWR units undergo pre-shipment inspection (PSI). If there is an issue with UCC3819APWR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCC3819APWR part is unused and in its original packaging.
Return procedure for UCC3819APWR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCC3819APWR Tags

-
ICE2PCS01GXUMA1
Infineon Technologies
-
NCP1654BD133R2G
onsemi
-
MC33262DR2G
onsemi

-
ICE3PCS03GXUMA1
Infineon Technologies
-
NCP1631DR2G
onsemi

-
L4981BD013TR
STMicroelectronics

-
UCC28070DWR
Texas Instruments

-
UCC28070PWR
Texas Instruments

-
UC3854DWTR
Texas Instruments

-
L4981AD013TR
STMicroelectronics
-
UCC2817D
Texas Instruments

-
UC2854BDWTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
