Texas Instruments UCC3819N
- Part No.:
- UCC3819N
- Manufacturer:
- Texas Instruments
- Category:
- PFC (Power Factor Correction)
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
UCC3819N.pdf
- Description:
- IC PFC CTR AV CURR 250KHZ 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:3,860
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCC3819N from Texas Instruments is a BiCMOS active power factor correction (PFC) controller for boost preregulators, implementing average current mode control to achieve near-unity power factor across worldwide AC line voltages (85–265 VAC). It features 10.8–17-V operation, 150-µA typical start-up current, programmable output voltage via VAI pin, and integrated over-voltage protection. Used in offline AC/DC front-end stages of industrial SMPS, server PSUs, and LED drivers.
For engineers reviewing the UCC3819N datasheet, UCC3819N pinout, UCC3819N application, or UCC3819N equivalent, key selection considerations include its tracking boost capability, leading-edge modulation, UVLO hysteresis (0.3–0.5 V), 7.5-V internal reference accuracy (±12 mV), and compatibility with 16-pin PDIP (N) packaging for through-hole prototyping and high-reliability industrial designs.
Technical Context
The UCC3819N employs an analog multiplier with feed-forward (VFF) and current-sense (IAC, CAI/MOUT) inputs to generate a shaped reference for the current amplifier, enabling low-distortion sinusoidal line current draw. Its zero-power comparator (0.20–0.50 V threshold on VAOUT) and programmable PKLMT pin support precise peak current limiting during transient events.
It integrates a 100-kHz nominal oscillator (±15% total variation), rail-to-rail gate driver (93–100% max duty cycle, 25–50 ns rise/fall), and dual error amplifiers - one for voltage regulation (VAOUT, VSENSE/VAI) and one for current regulation (CAOUT, MOUT) - all operating within a single BiCMOS die optimized for low quiescent power (2–6 mA on-state supply current).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 10.8 V to 17 V - supports wide-input auxiliary bias supplies without external LDO; UVLO turn-on at 10.2 V (typ), hysteresis 0.5 V. |
| Reference Voltage | 7.5 V ±12 mV - stable, load-regulated internal reference (20 mA sink capability) used for sensing, scaling, and PKLMT level-shifting. |
| Oscillator Frequency | 80–120 kHz - set by RT/CT; initial accuracy ±15% at 25°C; enables 65–100 kHz PFC switching with minimal EMI filter size. |
| Gate Drive Output | 0.2 A continuous / 1.2 A peak - drives MOSFET gates directly; pull-up/pull-down resistances 5–12 Ω / 2–10 Ω ensure fast, controlled edge rates into 1-nF loads. |
| Current Sense Input Range | CAI/MOUT functional down to ≤0 V - allows ground-referenced current-sense resistor placement, simplifying layout and improving noise immunity. |
| Overvoltage Threshold | VREF + 0.50 V (typ), 300–600 mV hysteresis - disables DRVOUT when boost output exceeds safe margin, protecting downstream converters. |
| Start-up Current | 150 µA (typ) - enables direct startup from rectified AC via high-value resistor, reducing standby losses in no-load conditions. |
Pinout & Package
UCC3819N is supplied in a 16-pin plastic dual in-line package (PDIP-N), with 0.3-inch body width and 0.1-inch lead pitch, suitable for through-hole mounting and manual rework in industrial and evaluation environments.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pin 1) | Power and signal reference | Common return for all analog and power circuits; requires local 0.1-µF ceramic bypass to minimize noise coupling. |
| PKLMT (Pin 2) | Peak current limit threshold | Zero-volt-referenced input; connects to resistor divider from current-sense resistor's low side to VREF for adjustable peak current setting. |
| CAOUT (Pin 3) | Current amplifier output | Drives PWM latch; compensation network placed between CAOUT and MOUT sets loop stability for current control. |
| CAI (Pin 4) | Current amplifier non-inverting input | Connects to GND-side of current-sense resistor; operates down to ≤0 V, enabling ground-referenced sensing topology. |
| MOUT (Pin 5) | Multiplier output / CA inverting input | High-impedance node combining analog multiplier output and CA−; enables differential current sensing and leading-edge modulation. |
| IAC (Pin 6) | Line voltage proportional current input | Accepts 150–500 µA current proportional to instantaneous AC line voltage; defines multiplier gain and feed-forward behavior. |
| VAOUT (Pin 7) | Voltage amplifier output | Regulates boost output voltage; internally clamped to ~5.5 V to prevent overshoot during transients or soft-start. |
| VFF (Pin 8) | Feed-forward RMS voltage output | Generated by mirroring IAC into RC filter; scales VAOUT reference to maintain constant power delivery across line variations. |
| DRVOUT (Pin 9) | Gate drive output | Totem-pole MOSFET driver; requires series gate resistor (≥10 Ω typical) to damp ringing when driving capacitive gate loads. |
| VCC (Pin 10) | Positive supply input | Must be ≥10.8 V and bypassed locally to GND; device disabled below UVLO turn-off threshold (9.7 V typ). |
| CT (Pin 11) | Oscillator timing capacitor | Connects to GND; sets switching frequency per f ≈ 0.6/(RT × CT); short, direct trace required for stability. |
| VAI (Pin 12) | Voltage amplifier non-inverting input | Externally accessible reference point - tied to VFF for tracking boost, or to fixed reference for constant-output PFC. |
| RT (Pin 13) | Oscillator charging current | Resistor (10–100 kΩ) from RT to GND programs oscillator current; nominal voltage 3 V. |
| VSENSE (Pin 14) | Voltage amplifier inverting input | Connected to output voltage divider; forms feedback loop with VAOUT and VAI to regulate boost output. |
| OVP/EN (Pin 15) | Over-voltage / enable input | Window comparator: disables DRVOUT if boost > VREF+0.5 V, or resets soft-start if pulled <1.9 V. |
| VREF (Pin 16) | 7.5-V precision reference output | Stable, buffered reference for PKLMT scaling, biasing, and external circuitry; disabled below UVLO. |
Key Features
| Feature | Design Value |
|---|---|
| Tracking Boost Topology Support | VAI pin enables dynamic output voltage scaling with line RMS (via VFF), reducing boost inductor size and MOSFET conduction loss at low line. |
| Leading-Edge Modulation | Reduces ripple current in bulk capacitor by aligning PWM edges with current zero-crossings, lowering thermal stress on electrolytic capacitors. |
| Average Current Mode Control | Ensures stable, low-distortion sinusoidal line current draw across universal AC input (85–265 VAC), meeting IEC 61000-3-2 Class D requirements. |
| Low-Power BiCMOS Process | Enables 150-µA start-up current and 2–6 mA operating supply current, minimizing auxiliary supply burden and improving light-load efficiency. |
| Integrated Over-Voltage Protection | Dedicated OVP/EN pin provides fast, accurate shutdown (VREF + 0.50 V threshold) without external comparators, enhancing system safety and reliability. |
Applications
| Industrial Server Power Supplies | Medical AC/DC Front-Ends |
|---|---|
Use Scenario: High-efficiency 1–3 kW AC/DC conversion in rack-mounted servers requiring >98% PFC efficiency and strict harmonic compliance. IC Role / Device Role / Timing Role: Primary PFC controller managing boost stage; regulates input current waveform shape and output voltage using average current mode and feed-forward line sensing. Use Value: Enables compact, thermally efficient design via tracking boost (lower VOUT at 90 VAC reduces MOSFET RDS(on) loss and inductor copper loss by up to 35% vs. fixed 400 V). | Use Scenario: Safety-critical AC/DC conversion in diagnostic imaging equipment where EMI, reliability, and fault response time are paramount. IC Role / Device Role / Timing Role: Active PFC controller with OVP/EN pin providing immediate shutdown upon output overvoltage, preventing damage to downstream isolated DC/DC modules. Use Value: Integrated 300–600 mV OVP hysteresis ensures robust fault recovery without latch-up, while BiCMOS low-noise design minimizes interference with sensitive analog signal chains. |
| LED Streetlight Drivers | Programmable Lab Power Supplies |
Use Scenario: Outdoor-rated 150–400 W LED drivers operating across global line voltages with high MTBF and thermal resilience. IC Role / Device Role / Timing Role: PFC preregulator controlling boost converter to deliver regulated 400 V bus; uses VAI pin for adaptive output voltage to match LED string count changes. Use Value: Programmable VAI interface allows firmware-controlled output voltage adjustment (e.g., 380 V @ 230 VAC, 320 V @ 115 VAC), extending LED lifetime and improving lumen maintenance. | Use Scenario: Bench-top programmable DC supplies requiring precise, ripple-free 0–60 V output with digital control and analog PFC front-end. IC Role / Device Role / Timing Role: Fixed-output PFC controller (VAI tied to VREF) delivering stable 400 V bus; supports downstream isolated buck-boost regulation with tight CV/CC transition. Use Value: 7.5-V reference accuracy (±12 mV) and 50–70 dB CMRR ensure stable voltage feedback under noisy lab conditions, reducing output ripple by >15 dB vs. unregulated PFC stages. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PFC controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC2819N | Wider temperature range (−40°C to 85°C vs. 0°C to 70°C); identical pinout, electrical specs, and block diagram. | Required for extended-temperature industrial or outdoor deployments; shares same PDIP-16 footprint and schematic design. | Select UCC2819N when ambient operating temperature exceeds 70°C or storage conditions drop below 0°C. |
| L6562A | Fixed-frequency (65–135 kHz) average current mode controller; lacks VAI pin, tracking boost, and integrated OVP comparator. | Suitable for cost-sensitive, fixed-output PFC designs without dynamic voltage scaling or enhanced protection features. | Choose L6562A only if VAI-based tracking and OVP/EN functionality are not required; requires external OVP circuitry. |
Compared with UCC2819N and L6562A, the UCC3819N uniquely combines programmable output voltage (via VAI), integrated OVP/EN window detection, and 0°C–70°C industrial-grade operation in PDIP packaging - making it optimal for mid-volume, through-hole-based PFC designs where adaptability and protection integration outweigh ultra-low-cost constraints.
Availability
UCC3819N is available at Aetrix Electronics and suitable for industrial server power supplies, medical AC/DC front-ends, LED streetlight drivers, and programmable lab power supplies requiring stable component supply, long-term manufacturability, and through-hole assembly compatibility.
Supply support for UCC3819N includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in power conversion IC design.
The UCC3819N belongs to TI's UCC28xx/UCC38xx family of active PFC controllers, engineered specifically for high-efficiency, low-distortion AC/DC front-ends in industrial, computing, and lighting applications.
FAQ
What is the operating temperature range for the UCC3819N?
The UCC3819N is specified for operation from 0°C to 70°C ambient temperature. This industrial-grade range supports reliable performance in enclosed power supplies, LED drivers, and test equipment where airflow is moderate and thermal design accommodates mid-range junction temperatures. The UCC2819N variant extends this to −40°C to 85°C for harsher environments. Both share identical electrical characteristics and pinout.
How does the VAI pin function in the UCC3819N?
The VAI pin on the UCC3819N is the non-inverting input of the voltage error amplifier, externally accessible to enable programmable output voltage. When tied to VFF, it implements tracking boost - scaling the regulated output voltage proportionally with AC line RMS. When tied to VREF or another stable reference, it sets a fixed output voltage. This flexibility allows optimization of boost stage efficiency across varying input conditions without redesigning feedback networks.
Can the UCC3819N be used in place of the UCC3818?
Yes, the UCC3819N is a direct functional upgrade to the UCC3818, retaining full pin compatibility and identical core PFC control architecture. The key enhancement is the exposed VAI pin - enabling tracking boost - while the SS (soft-start) pin and function were removed to accommodate it. No PCB changes are required for replacement, though VAI must be properly terminated (to VFF or VREF) to maintain regulation.
What is the purpose of the PKLMT pin on the UCC3819N?
The PKLMT pin on the UCC3819N serves as the peak current limit threshold input, referenced to 0 V. It accepts a scaled voltage derived from the current-sense resistor's low-side node via a resistor divider to VREF. When the sensed voltage falls below 0 V, the controller limits peak inductor current to protect the switch and magnetic components during overload or short-circuit conditions - a critical safety feature in high-power PFC stages.
Does the UCC3819N support leading-edge or trailing-edge PWM modulation?
The UCC3819N implements leading-edge modulation, a key differentiator from many PFC controllers. This technique aligns the PWM pulse onset with the rising edge of the current ramp, reducing ripple current in the bulk output capacitor and lowering RMS current stress on electrolytic capacitors - directly improving reliability and lifetime in high-temperature environments such as LED drivers and industrial PSUs.
UCC3819N Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Mode:
- Average Current
- Frequency - Switching:
- 250kHz
- Current - Startup:
- 150 µA
- Voltage - Supply:
- 10.8V ~ 17V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
UCC3819N FAQ
1.How can I place an order for UCC3819N through Aetrix?
Please submit a Request for Quotation (RFQ) for UCC3819N on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCC3819N reliable?
The price and inventory of UCC3819N are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCC3819N is usually 5 days.
3.What payment methods are accepted for UCC3819N?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCC3819N transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCC3819N?
UCC3819N orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCC3819N order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCC3819N?
For technical support, including UCC3819N datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCC3819N requirements.
6.How does Aetrix verify that UCC3819N is sourced from the original manufacturer or authorized distributors?
All UCC3819N products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCC3819N meets industry standards.
7.What is the process for return or replacement of UCC3819N?
All UCC3819N units undergo pre-shipment inspection (PSI). If there is an issue with UCC3819N, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCC3819N part is unused and in its original packaging.
Return procedure for UCC3819N:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCC3819N Tags

-
ICE2PCS01GXUMA1
Infineon Technologies
-
NCP1654BD133R2G
onsemi
-
MC33262DR2G
onsemi

-
ICE3PCS03GXUMA1
Infineon Technologies
-
NCP1631DR2G
onsemi

-
L4981BD013TR
STMicroelectronics

-
UCC28070DWR
Texas Instruments

-
UCC28070PWR
Texas Instruments

-
UC3854DWTR
Texas Instruments

-
L4981AD013TR
STMicroelectronics
-
UCC2817D
Texas Instruments

-
UC2854BDWTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

