Texas Instruments UCC38500DWTR
- Part No.:
- UCC38500DWTR
- Manufacturer:
- Texas Instruments
- Category:
- PFC (Power Factor Correction)
- Package:
- 20-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
UCC38500DWTR.pdf
- Description:
- IC PFC CTR AVERAGE 100KHZ 20SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,169
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCC38500DWTR from Texas Instruments is a dual-stage power factor correction (PFC) and DC-DC controller IC integrating average-current-mode PFC control with peak-current-mode downstream PWM control. It delivers near-unity power factor, programmable 100 kHz oscillator, leading-edge PFC + trailing-edge synchronized second-stage modulation, and 7.5 V reference. Used in universal-input AC-DC supplies like 100-W offline converters with 385 V boost output.
For engineers reviewing the UCC38500DWTR datasheet, UCC38500DWTR pinout, UCC38500DWTR application, or UCC38500DWTR equivalent, key selection criteria include its 16.5 V/10 V UVLO threshold for bootstrap bias operation, dual-gate drivers (GT1/GT2) with 50% max duty cycle clamp on GT2, and integrated feedforward line regulation via VFF pin.
Technical Context
The UCC38500DWTR implements a two-stage control architecture: the PFC stage uses average current-mode control with a high-linearity multiplier (K = 0.5–1.5 V⁻¹), IAC input, and VFF feedforward to maintain constant input power across 85–265 VRMS input. Its CAOUT current amplifier drives the PFC PWM latch with low offset (±6 mV) and 90 dB open-loop gain.
The second stage employs external error feedback via VERR, peak-current sensing on ISENSE2, and soft-start via SS2 charge current (−7.3 to −12.5 µA). It features programmable UVLO2 thresholds (6.3–7.3 V turn-on, 0.96–1.44 V hysteresis) and internal 4.5 V clamp on VERR to enforce ≤50% duty cycle for transformer reset.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Oscillator Frequency | 100 kHz nominal (80–120 kHz total variation); sets switching timing for both PFC and DC-DC stages. |
| Voltage Reference | 7.5 V ±12 mV (0°C to 70°C); powers external circuitry and serves as level-shift reference for PKLMT. |
| PFC UVLO Threshold | 16.5 V turn-on / 10 V turn-off; enables bootstrap bias supply operation across wide input voltage range. |
| Gate Drive Output | GT1: 1.2 A pulsed, 0.2 A continuous; GT2: same drive strength but clamped to ≤50% duty cycle. |
| Current Sense Accuracy | ISENSE2 comparator threshold: 1.05 V ±0.11 V; enables precise pulse-by-pulse overcurrent protection. |
| Power Limiting | PKLMT reference: 0 V; supports resistor-divider-based peak current limiting with 150–500 ns propagation delay. |
| Operating Temperature | 0°C to 70°C ambient; defines junction temperature range for guaranteed electrical performance. |
Pinout & Package
UCC38500DWTR is housed in a 20-pin SOIC (DW) package with exposed thermal pad, optimized for surface-mount assembly and reeled delivery (2000 units/reel).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GT1 | PFC gate driver output | Drives boost switch MOSFET; totem-pole output with 5–12 Ω pull-up/pull-down resistance. |
| GT2 | DC-DC gate driver output | Drives forward converter switch; internally clamped to ≤50% duty cycle for safe transformer reset. |
| IAC | AC line current input | Current-mode input to analog multiplier; max 500 µA; enables RMS feedforward via VFF mirroring. |
| VFF | Feedforward voltage node | Generated by mirroring IAC; used to scale multiplier gain and maintain constant input power over 3:1 line range. |
| SS2 | Second-stage soft-start control | Charges external capacitor with −7.3 to −12.5 µA current; enables controlled ramp-up of DC-DC duty cycle. |
| VERR | DC-DC error amplifier input | Accepts optocoupler-derived secondary-side error signal; clamped to 4.5 V to limit GT2 duty cycle. |
| PKLMT | PFC peak current limit threshold | 0 V reference; requires resistor divider from current-sense resistor to VREF for overcurrent trip setting. |
| VAOUT | PFC voltage amplifier output | Regulates boost output voltage; internally limited to ~5.5 V to prevent overshoot during transients. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated dual-stage control | Single IC replaces discrete PFC + PWM controllers, reducing BOM count and layout complexity in AC-DC front ends. |
| Leading-edge + trailing-edge synchronization | Minimizes overlap between PFC and DC-DC switch conduction, reducing bulk capacitor ripple current and EMI. |
| VFF-based feedforward | Eliminates need for high-voltage resistive dividers; uses IAC mirroring and single-pole RC filter for low-cost, accurate RMS line sensing. |
| Programmable soft-start | SS2 pin allows external capacitor selection to tailor DC-DC start-up time and inrush stress independently from PFC stage. |
| Zero-power detection | Disables outputs when VAOUT falls below 0.33 V (typical), preventing unregulated operation during brownout or no-load conditions. |
Applications
| Server Power Supplies | Industrial AC-DC Adapters |
|---|---|
Use Scenario: 100-W universal-input (85–265 VRMS) offline power supply feeding a 12-V/10-A load with 16-ms holdup time. IC Role / Device Role / Timing Role: UCC38500DWTR controls boost PFC stage in CCM and synchronizes trailing-edge PWM for forward converter, enforcing <50% duty cycle on GT2. Use Value: Achieves >0.99 power factor at full load and reduces bulk capacitor ripple current by minimizing switch overlap, enabling smaller 100-µF/450-V electrolytic. | Use Scenario: Programmable logic controller (PLC) power module requiring stable 24-V output from varying industrial AC mains (e.g., 100–240 VRMS). IC Role / Device Role / Timing Role: UCC38500DWTR regulates boost output to 385 V while coordinating second-stage start-up only after PFC reaches 90% of target, preventing inrush into undervolted DC-DC stage. Use Value: Built-in UVLO2 shutdown at 74% of nominal bulk voltage prevents overstress during brownout, improving system reliability without external supervision. |
| Medical Equipment PSUs | LED Driver Front Ends |
Use Scenario: Class II isolated power supply for diagnostic imaging equipment needing low EMI and high efficiency under variable loading. IC Role / Device Role / Timing Role: UCC38500DWTR implements average-current-mode PFC with high-bandwidth current amplifier (90 dB gain) and noise-attenuating configuration for clean line current shaping. Use Value: Low input current THD (<5%) meets IEC 61000-3-2 Class D limits; synchronized modulation reduces conducted EMI peaks at fundamental and harmonics. | Use Scenario: High-bay LED lighting driver operating from 277-V AC line with 48-V/3-A constant-current output. IC Role / Device Role / Timing Role: UCC38500DWTR manages boost PFC stage and interfaces with secondary-side optocoupler feedback (via VERR) to regulate isolated DC-DC output. Use Value: External error amp placement on secondary side eliminates primary-side compensation complexity; VERR clamp ensures safe transformer reset even with opto latency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-stage PFC + DC-DC controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC28500DW | Same pinout and core functionality; rated for –40°C to 85°C vs. UCC38500DWTR's 0°C to 70°C. | Supports wider ambient range; suitable for industrial outdoor enclosures where extended temperature operation is required. | Select UCC28500DW if operating temperature exceeds 70°C or drops below 0°C; otherwise UCC38500DWTR is optimal for cost-sensitive commercial designs. |
| UCC38502DW | Wider second-stage UVLO2 hysteresis (2.4–3.6 V vs. 0.96–1.44 V); enables operation down to 50% of nominal bulk voltage. | Allows DC-DC stage to remain active during deeper brownouts; trades off tighter regulation for extended holdup capability. | Choose UCC38502DW only if system must sustain DC-DC operation below 74% bulk voltage; UCC38500DWTR provides stricter regulation guardband. |
Compared with UCC28500DW and UCC38502DW, the UCC38500DWTR offers the narrowest temperature rating but lowest cost for commercial-grade 0°C–70°C applications, with tighter UVLO2 hysteresis ensuring earlier shutdown during marginal PFC output conditions-critical for protecting downstream converters.
Availability
UCC38500DWTR is available at Aetrix Electronics and suitable for server power supplies, industrial AC-DC adapters, and medical equipment PSUs requiring stable component supply and long-term production continuity.
Supply support for UCC38500DWTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in power management IC design.
The UCC38500DWTR belongs to TI's UCC2850x/UCC3850x family of integrated PFC + DC-DC controllers, engineered specifically for high-efficiency, low-EMI AC-DC front-end architectures in commercial and industrial power supplies.
FAQ
What is the UVLO threshold configuration of the UCC38500DWTR?
The UCC38500DWTR features a wide UVLO threshold of 16.5 V turn-on and 10 V turn-off for the main VCC supply, enabling reliable bootstrap bias operation across universal AC inputs. Its second-stage UVLO2 has a 6.75 V turn-on threshold with 1.2 V hysteresis, ensuring coordinated start-up only after the PFC output reaches 90% of regulation. This configuration is fixed and not user-programmable on the UCC38500DWTR.
How does the UCC38500DWTR implement feedforward line regulation?
The UCC38500DWTR generates VFF by mirroring half the IAC current into an external RC filter, producing a voltage proportional to RMS line voltage. This VFF signal scales the analog multiplier's gain to maintain constant input power across 85–265 VRMS, eliminating high-voltage resistive dividers. The UCC38500DWTR's VFF pin directly supports this simplified feedforward architecture without additional components.
Can the UCC38500DWTR support both voltage-mode and current-mode control for the second stage?
Yes, the UCC38500DWTR supports both configurations. For current-mode control, the external error signal is fed into VERR via optocoupler, while ISENSE2 senses peak switch current. For voltage-mode, the CT oscillator ramp can be injected into ISENSE2 through a voltage divider. The UCC38500DWTR's flexible ISENSE2 input and VERR clamp make it adaptable to either topology without hardware change.
What is the purpose of the SS2 pin on the UCC38500DWTR?
The SS2 pin on the UCC38500DWTR controls soft-start for the second-stage DC-DC converter. It sinks a constant −7.3 to −12.5 µA current to charge an external capacitor, generating a slowly rising voltage that acts as the error signal during start-up. This ensures controlled duty-cycle ramp-up, preventing inrush current. During fault or disable, SS2 discharges rapidly to shut down GT2-functionality fully integrated within the UCC38500DWTR.
Does the UCC38500DWTR require an external voltage reference?
No, the UCC38500DWTR integrates a precision 7.5 V reference (VREF) with ±12 mV accuracy over 0°C to 70°C, capable of sourcing up to 10 mA. This reference powers external circuitry and serves as the level-shift source for PKLMT current-limiting resistors. No external reference is needed-the UCC38500DWTR's internal VREF is fully functional and bypassed to GND with a 0.1-µF ceramic capacitor per datasheet guidance.
UCC38500DWTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 20-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Mode:
- Average Current
- Frequency - Switching:
- 100kHz
- Current - Startup:
- 150 µA
- Voltage - Supply:
- 9.7V ~ 18V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-SOIC
UCC38500DWTR FAQ
1.How can I place an order for UCC38500DWTR through Aetrix?
Please submit a Request for Quotation (RFQ) for UCC38500DWTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCC38500DWTR reliable?
The price and inventory of UCC38500DWTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCC38500DWTR is usually 5 days.
3.What payment methods are accepted for UCC38500DWTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCC38500DWTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCC38500DWTR?
UCC38500DWTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCC38500DWTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCC38500DWTR?
For technical support, including UCC38500DWTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCC38500DWTR requirements.
6.How does Aetrix verify that UCC38500DWTR is sourced from the original manufacturer or authorized distributors?
All UCC38500DWTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCC38500DWTR meets industry standards.
7.What is the process for return or replacement of UCC38500DWTR?
All UCC38500DWTR units undergo pre-shipment inspection (PSI). If there is an issue with UCC38500DWTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCC38500DWTR part is unused and in its original packaging.
Return procedure for UCC38500DWTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCC38500DWTR Tags

-
ICE2PCS01GXUMA1
Infineon Technologies
-
NCP1654BD133R2G
onsemi
-
MC33262DR2G
onsemi

-
ICE3PCS03GXUMA1
Infineon Technologies
-
NCP1631DR2G
onsemi

-
L4981BD013TR
STMicroelectronics

-
UCC28070DWR
Texas Instruments

-
UCC28070PWR
Texas Instruments

-
UC3854DWTR
Texas Instruments

-
L4981AD013TR
STMicroelectronics
-
UCC2817D
Texas Instruments

-
UC2854BDWTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

