Texas Instruments UCC3882DW
- Part No.:
- UCC3882DW
- Manufacturer:
- Texas Instruments
- Category:
- Special Purpose Regulators
- Package:
- 28-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
UCC3882DW.pdf
- Description:
- IC REG CTRLR INTEL 1OUT 28SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,574
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCC3882DW from Texas Instruments is a 28-pin wide-body SOIC average current mode synchronous buck controller with integrated 5-bit DAC, designed for high-end microprocessor VRM applications. It delivers 1.3 V–3.5 V output in 50 mV/100 mV steps, supports 12 V or 5 V input systems, and features foldback current limiting, dual overvoltage/undervoltage protection, and programmable dead-time control for synchronous MOSFETs.
For engineers reviewing the UCC3882DW datasheet, UCC3882DW pinout, UCC3882DW application, or UCC3882DW equivalent, this page provides verified technical context, confirmed pin functions, real-world VRM design parameters, DAC voltage accuracy (±1%), oscillator frequency range (300–420 kHz), and validated alternative controllers for Pentium® II–class power delivery.
Technical Context
The UCC3882DW implements average current mode control using a dedicated current sense amplifier (gain = 16 V/V, CMRR = 60 dB) and a voltage error amplifier (90 dB open-loop gain, ±10 mV offset). Its 5-bit DAC generates the COMMAND reference (1.3 V–3.5 V) directly compatible with Intel VID codes, with combined DAC/reference accuracy better than ±1%.
It integrates dual gate drivers (GATEHI/GATELO) with 2-Ω totem-pole outputs, programmable dead time via RT resistor, and internal cross-conduction prevention logic. The device uses separate PGND and GND pins, supports external 12 V or 18 V gate drive supplies (VDRVHI/VDRVLO), and includes foldback current limiting triggered at VSNS ≤ 50% of COMMAND voltage.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| DAC Output Range | 1.3 V–2.05 V (50 mV steps); 2.1 V–3.5 V (100 mV steps) - sets precise microprocessor core voltage per Intel VRM spec |
| Oscillator Frequency | 300–420 kHz (0°C–70°C) - enables compact magnetics and low EMI in VRM designs |
| Current Sense Gain | 16 V/V - allows use of low-value (e.g., 5 mΩ), low-power-loss sense resistors |
| Voltage Error Amp Offset | ±10 mV - ensures tight regulation accuracy across load and temperature |
| UVLO Thresholds | Turn-on: 10.5 V; Turn-off: 9.5 V - prevents erratic startup/shutdown in 12 V input rails |
| Foldback Clamp Level | 1.37 V above COMMAND - forces current limit during short-circuit, reducing MOSFET stress |
| GATE Driver Output | 2 Ω totem pole, 11.8 V high / 0.2 V low @ 100 mA - drives large synchronous MOSFETs directly |
Pinout & Package
UCC3882DW is housed in a 28-pin SOIC (DW package), 300 mil wide body, surface-mount package compliant with JEDEC MS-013AC. Pin 1 is located at bottom-left corner when notch faces up.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (VSNS) | Output voltage sense input | Monitors regulated output; triggers PWRGD reset (±9%) and OVP shutdown (+17.5%) |
| 2 (PWRGD) | Open-drain power-good output | Sinks ≤1 mA; pulls low when VSNS deviates >9% from COMMAND to reset CPU |
| 3 (NC) | No internal connection | Not bonded; must be left floating or grounded (no electrical function) |
| 4 (CAM) | Current amplifier inverting input | Receives amplified ISOUT signal; connects to compensation network for current loop stability |
| 5 (CAO) | Current amplifier output | Drives PWM comparator; clamped at 3 V to prevent overshoot during transients |
| 6 (ISOUT) | Current sense amplifier output | 16× sense resistor voltage + COMMAND; used for average current mode control and limiting |
| 7 (IS+) | Current sense non-inverting input | Connects to high side of sense resistor; common-mode range: 0–4.5 V |
| 8 (IS−) | Current sense inverting input | Connects to low side of sense resistor; enables bidirectional current monitoring |
| 9 (VIN) | Main supply input | 10.8–15 V operation; powers internal circuitry and enables outputs after UVLO threshold met |
| 10 (VDRVLO) | Low-side gate driver supply | Accepts 5 V or 12 V; powers GATELO output stage independently of VIN |
| 11 (GATELO) | Low-side MOSFET gate driver | 2 Ω totem pole; drives synchronous rectifier; disabled during UVLO or invalid VID code |
| 12 (PGND) | Power ground return | Dedicated ground for gate drivers; must be short-traced to GND to minimize noise coupling |
| 13 (RT) | Oscillator timing & dead-time control | Resistor sets frequency (300–420 kHz) and turn-on delay between GATEHI/GATELO |
| 14 (CT) | Oscillator timing capacitor | Capacitor (e.g., 1.8 nF) with RT sets oscillator frequency and ramp slope |
| 15 (GND) | Analog/digital ground reference | Reference for all analog blocks except gate drivers; bypass VREF/VIN/COMMAND to this pin |
| 16 (D0) | DAC LSB input | Logic 0 = GND; Logic 1 = floating or 5 V; defines 50 mV/100 mV output step resolution |
| 17 (D1) | DAC bit 1 | Part of 5-bit VID code; D4–D0 map directly to Intel-compatible voltage programming table |
| 18 (NC) | No internal connection | Not bonded; no routing or connection required |
| 19 (D2) | DAC bit 2 | Enables 1.3 V–3.5 V output range selection based on D4 state (0 = low range, 1 = high range) |
| 20 (D3) | DAC MSB input | Most significant bit for 5-bit DAC; determines coarse voltage step within selected range |
| 21 (D4) | DAC range select | D4 = 0 → 1.3–2.05 V range; D4 = 1 → 2.1–3.5 V range |
| 22 (VREF) | 5 V precision reference output | ±1% accuracy; powers DAC and UVLO comparator; requires 0.01 µF low-ESR bypass to GND |
| 23 (COMMAND) | DAC output / voltage error amp non-inverting input | Directly sets target output voltage; source impedance ~1.2 kΩ; must be bypassed locally |
| 24 (VDRVHI) | High-side gate driver supply | Accepts ≤18.5 V; powers GATEHI; decoupled to PGND with ≥0.1 µF low-ESR capacitor |
| 25 (GATEHI) | High-side MOSFET gate driver | 2 Ω totem pole; disabled during UVLO, OVP, or invalid VID (1.3–1.75 V range for UCC3882) |
| 26 (EN) | Enable/disable control | Pulled up internally; grounding disables both GATEHI and GATELO outputs |
| 27 (COMP) | Voltage error amplifier output | Connects to VFB via compensation network; clamped at 1.37 V above COMMAND for current limit |
| 28 (VFB) | Voltage error amplifier inverting input | Connected to output divider; compares feedback against COMMAND to regulate output voltage |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 5-bit DAC with VID compatibility | Direct support for Intel Pentium® II VRM 8.1 voltage codes (1.3–3.5 V), eliminating external DAC |
| Average current mode control | Uses IS+ / IS− inputs and ISOUT feedback for cycle-by-cycle current limiting and improved transient response |
| Programmable foldback current limit | Reduces short-circuit current to 50% of nominal value when output drops below 50% of COMMAND voltage |
| Dual overvoltage protection | Primary OV (±9%) triggers PWRGD; secondary OVP (+17.5%) forces GATEHI off/GATELO on for immediate shutdown |
| Independent gate drive supplies | VDRVHI (up to 18.5 V) and VDRVLO (5 V or 12 V) allow optimized high/low-side MOSFET biasing |
| Internal dead-time control | RT-programmable delay (135–150 ns) eliminates cross-conduction without external timing components |
Applications
| Pentium® II Core Voltage Regulation | VRM 8.1 Compliant Power Supply |
|---|---|
|
Use Scenario: Regulating 1.8 V or 2.8 V core voltage for Intel Pentium® II processors in desktop/server motherboards. IC Role / Device Role / Timing Role: Primary synchronous buck controller implementing average current mode control and VID-based voltage selection. Use Value: Enables precise, fast-transient response core power with built-in PWRGD signaling and foldback protection per VRM 8.1 spec. |
Use Scenario: High-efficiency, multi-phase-capable single-phase VRM delivering up to 15 A continuous output. IC Role / Device Role / Timing Role: Central PWM controller managing gate timing, current sensing, and voltage feedback for synchronous rectification. Use Value: Reduces component count vs discrete DAC + controller solutions; supports 225 kHz switching (as demonstrated) with <1% DC accuracy. |
| Microprocessor VRM with Fault Signaling | 12 V Input to Sub-3.5 V Point-of-Load Converter |
|
Use Scenario: CPU power delivery requiring coordinated reset signaling during undervoltage or overvoltage events. IC Role / Device Role / Timing Role: Voltage monitor and gate driver with dual comparators (OV/UV) driving open-drain PWRGD output. Use Value: Provides hardware-level CPU reset within 100 ns of fault detection-no firmware dependency for system reliability. |
Use Scenario: Converting 12 V intermediate bus to adjustable 1.3–3.5 V output for ASIC/FPGA core rails. IC Role / Device Role / Timing Role: Synchronous buck controller supporting 12 V input with independent VDRVHI (18 V) and VDRVLO (12 V) supplies. Use Value: Delivers >90% efficiency at 15 A with minimal external components; foldback limits peak stress during board-level shorts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC3882D | Same die, 28-pin SOIC narrow-body (D package); 0.3" width vs DW's 0.4" width; identical electrical specs | Requires PCB footprint change; same thermal performance and pinout mapping but different land pattern | Select UCC3882D only if legacy narrow SOIC layout is fixed and rework is not feasible |
| TPS51116 | Single-chip VRM solution with integrated MOSFET drivers, 3-A LDO, and SMBus interface; no external DAC needed | Targets newer mobile VRMs (Intel Mobile Pentium M); lacks programmable RT/CT oscillator and discrete sense amplifier access | Choose TPS51116 for space-constrained mobile designs needing SMBus telemetry; UCC3882DW remains preferred for discrete, high-current desktop VRMs |
Compared with UCC3882D, the UCC3882DW offers wider SOIC packaging for improved thermal dissipation and solder joint reliability in high-power VRMs; compared with TPS51116, it provides full analog control loop access, external sense resistor flexibility, and higher current scalability beyond 20 A with discrete FETs.
Availability
UCC3882DW is available at Aetrix Electronics and suitable for Pentium® II VRM designs, high-current point-of-load converters, and industrial embedded power supplies requiring stable component supply, long-lifecycle support, and verified 0°C–70°C operation.
Supply support for UCC3882DW includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in power conversion and microprocessor VRM solutions.
The UCC3882DW belongs to TI's Unitrode high-performance power controller family, engineered specifically for Intel-compatible voltage regulator modules demanding tight DC accuracy, fast transient response, and robust fault protection.
FAQ
What is the DAC output voltage accuracy of the UCC3882DW?
The UCC3882DW achieves better than ±1% combined accuracy across its entire DAC output range (1.3 V–3.5 V), including both reference voltage error and DAC linearity. This specification is measured under standard conditions (10.8 V < VIN < 13.2 V, IREF = 0 mA) and applies to all valid VID codes from 1.8 V to 3.5 V. The UCC3882DW maintains this accuracy without requiring external calibration or trimming components.
How does the UCC3882DW implement foldback current limiting?
The UCC3882DW activates foldback current limiting when the VSNS voltage falls to approximately 50% of the COMMAND voltage, indicating severe output overload or short circuit. At that point, the current limit threshold reduces to 50% of its nominal value-e.g., from 17 A to ~8.5 A-minimizing MOSFET and capacitor stress. This behavior is implemented via internal analog circuitry and does not require external components or configuration.
Can the UCC3882DW operate from a 5 V input rail?
Yes, the UCC3882DW supports 5 V input systems. Its VIN pin requires ≥10.8 V to exit UVLO, so a 5 V input must be stepped up (e.g., using a charge pump or auxiliary boost converter) to power VIN. However, VDRVHI and VDRVLO can accept 5 V directly-VDRVLO may be tied to 5 V to drive logic-level MOSFETs, while VDRVHI should be ≥12 V for adequate high-side gate drive margin. The UCC3882DW is explicitly rated for compatibility with both 5 V and 12 V input architectures.
What is the purpose of the NC pins on the UCC3882DW?
The UCC3882DW has two NC (no-connect) pins: Pin 3 and Pin 18. These pins have no internal bond wire or silicon connection and serve no electrical function. They must be left unconnected-neither tied to GND nor routed on the PCB-to avoid unintended coupling or mechanical stress. Their presence accommodates package standardization and die layout constraints, not functional expansion.
Does the UCC3882DW support both synchronous and asynchronous buck topologies?
The UCC3882DW is designed exclusively for synchronous buck operation, with dedicated GATEHI and GATELO outputs for high-side and low-side MOSFETs. It includes internal anti-cross-conduction logic, programmable dead time, and a current-sense amplifier optimized for average current mode control in synchronous rectified converters. It does not support asynchronous (diode-rectified) topologies, as it lacks a dedicated diode drive output or associated control logic.
UCC3882DW Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 28-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Applications:
- Controller, Intel VID code
- Voltage - Input:
- 5V, 12V
- Number of Outputs:
- 1
- Voltage - Output:
- 1.8V ~ 2.05V, 2.1V ~ 3.5V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-SOIC
UCC3882DW FAQ
1.How can I place an order for UCC3882DW through Aetrix?
Please submit a Request for Quotation (RFQ) for UCC3882DW on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCC3882DW reliable?
The price and inventory of UCC3882DW are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCC3882DW is usually 5 days.
3.What payment methods are accepted for UCC3882DW?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCC3882DW transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCC3882DW?
UCC3882DW orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCC3882DW order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCC3882DW?
For technical support, including UCC3882DW datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCC3882DW requirements.
6.How does Aetrix verify that UCC3882DW is sourced from the original manufacturer or authorized distributors?
All UCC3882DW products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCC3882DW meets industry standards.
7.What is the process for return or replacement of UCC3882DW?
All UCC3882DW units undergo pre-shipment inspection (PSI). If there is an issue with UCC3882DW, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCC3882DW part is unused and in its original packaging.
Return procedure for UCC3882DW:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCC3882DW Tags

-
TPS51206DSQR
Texas Instruments

-
TPS51200DRCR
Texas Instruments

-
TPS51200DRCT
Texas Instruments

-
TPS62740DSSR
Texas Instruments

-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi

-
RT9026GSP
Richtek USA Inc.

-
LP2998MRX/NOPB
Texas Instruments

-
TPS51200QDRCRQ1
Texas Instruments

-
DPA423GN-TL
Power Integrations

-
LM10011SD/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

