My Inquiry
My Account
Texas Instruments UCC3957M-1
- Part No.:
- UCC3957M-1
- Manufacturer:
- Texas Instruments
- Category:
- Battery Management
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
UCC3957M-1.pdf
- Description:
- IC BATT PROT LI-ION 3-4CL 16SSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,483
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCC3957M-1 from Texas Instruments is a BiCMOS lithium-ion battery pack protector IC for three- or four-cell stacks, featuring 4.20 V overvoltage threshold, two-tier overcurrent protection with programmable blanking times, and 3.5 µA sleep-mode supply current. It drives external P-channel MOSFETs to independently control charge/discharge paths in portable power tools and medical battery packs.
For engineers reviewing the UCC3957M-1 datasheet, UCC3957M-1 pinout, UCC3957M-1 application, or UCC3957M-1 equivalent, key selection criteria include cell-count configuration (CLCNT pin), smart discharge activation at ≥15 mV across sense resistor, hiccup-mode timing via CDLY1/CDLY2 capacitors, and compatibility with high-side P-channel FET topologies requiring N-channel level shifters.
Technical Context
The UCC3957M-1 implements a continuous internal state machine that monitors individual cell voltages via flying-capacitor sampling across AN1–AN4, compares them against precision reference thresholds (VOV = 4.20 V ±25 mV, VUV = 2.6 V ±0.1 V), and asserts CHG/DCHG outputs to control external high-side P-MOSFETs. Its architecture isolates system ground during overdischarge and prevents IC damage during overcharge by decoupling protection logic from battery stack voltage.
Overcurrent protection uses dual-voltage thresholds (VCL1 = 150 mV, VCL2 = 375 mV) sensed across BATLO–AN4, with user-programmable delays set by external capacitors on CDLY1 (ms-scale first-tier hiccup) and CDLY2 (µs-scale second-tier response). Smart discharge activates when discharge current exceeds 0.6 A (with 0.025 Ω shunt), turning CHG back on to bypass the charge FET body diode and reduce power loss.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Overvoltage Threshold | 4.20 V ±25 mV - precise cell-level cutoff to prevent Li-ion degradation during charging |
| Undervoltage Threshold | 2.6 V ±0.1 V - triggers sleep mode and disables discharge to avoid cell reversal |
| Sleep Current | 3.5 µA typical - enables multi-year shelf life in battery-powered medical devices |
| Supply Range | 6.5 V to 20 V - supports 3S (11.1 V) and 4S (14.8 V) nominal Li-ion stacks directly |
| First-Tier OC Threshold | 150 mV across shunt - corresponds to 6 A with 0.025 Ω resistor, initiating hiccup mode |
| Second-Tier OC Threshold | 375 mV across shunt - corresponds to 15 A with 0.025 Ω resistor, enabling fast short-circuit shutdown |
| Smart Discharge Activation | ≥15 mV across shunt - enables CHG output reactivation for discharge-only conduction during overvoltage hysteresis |
Pinout & Package
UCC3957M-1 is housed in a 16-pin SSOP (DBQ) package with 0.65 mm pitch, moisture sensitivity level 2, and RoHS-compliant green finish (Pb-free, no Sb/Br).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (1) | Primary power input | Connects to top of battery stack; powers internal analog/digital blocks (6.5–20 V range) |
| CLCNT (2) | Cell-count configuration | Pulled low internally; tie to AN4 for 4-cell mode, DVDD for 3-cell mode |
| WU (3) | Wake-up trigger | Accepts >VDD-referenced signal (e.g., from N-FET drain) to exit sleep mode during charging |
| AN1–AN3 (4–6) | Cell voltage taps | Sample points between stacked cells; AN3 tied to AN4 in 3-cell configs |
| AN4 (7) | Stack reference node | Connects to battery negative terminal and current-sense resistor top; serves as analog ground reference |
| BATLO (8) | Current-sense input | Connects to bottom of sense resistor; differential input with AN4 for overcurrent detection |
| CHGEN (9) | Charge-enable gate | Must be pulled high to DVDD/AVDD to permit charging; weak internal pulldown holds off if floating |
| CDLY1 (10) | First-tier delay control | Capacitor to AN4 sets blanking time (30–70 ms @ 0.1 µF) before hiccup initiation |
| DCHG (13) | Discharge control output | Drives gate of high-side P-MOSFET; high = block discharge, low = enable discharge |
| CHG (12) | Charge control output | Drives N-channel level shifter for high-side P-MOSFET; low = block charge, high = enable charge |
| CDLY2 (14) | Second-tier delay control | Capacitor to AN4 sets ultrafast blanking (100–600 µs @ 10 pF) for hard short detection |
| DVDD (16) | Digital supply bypass | Nominally 7.3 V; requires 0.1 µF capacitor to AN4 for stable logic operation |
Key Features
| Feature | Design Value |
|---|---|
| Three- or four-cell programmability | Single CLCNT pin configures stack topology without firmware or external logic |
| Two-tier overcurrent protection | Separate 6 A / 15 A thresholds with independent timing allow surge-current tolerance and short-circuit safety |
| Smart discharge function | Re-enables CHG output during overvoltage hysteresis when discharge current >0.6 A, reducing FET power loss by >98% |
| Loss-of-cell-sense detection | Internal current sources flag open-wire faults on AN1–AN3, preventing unsafe charging of unmonitored cells |
| Low-power sleep mode | 3.5 µA quiescent current extends battery shelf life while retaining wake-on-charge capability via WU pin |
Applications
| Power Tools | Medical Portable Devices |
|---|---|
Use Scenario: Cordless drill battery packs subject to high pulse currents and mechanical vibration-induced cell disconnection. IC Role / Device Role / Timing Role: Primary cell-voltage monitor and FET controller; samples each cell every 8.5 ms to detect overvoltage/undervoltage within 23 ms delay. Use Value: Prevents thermal runaway during fast charging and avoids cell reversal during high-load discharge, extending pack cycle life beyond 500 cycles. |
Use Scenario: Defibrillator backup batteries requiring guaranteed 10-year shelf life and fail-safe undervoltage lockout. IC Role / Device Role / Timing Role: Sleep-mode supervisor; maintains 3.5 µA current draw until charger application triggers WU pin wakeup. Use Value: Eliminates need for external wake circuitry while ensuring immediate charge readiness upon connection to wall adapter. |
| Consumer Laptops | Industrial Test Equipment |
Use Scenario: 4-cell Li-ion packs in ultrabooks exposed to USB-C PD chargers with transient overvoltage risks. IC Role / Device Role / Timing Role: Overvoltage protector with 4.20 V threshold and 4.00 V hysteresis; uses smart discharge to bypass charge-FET body diode during CV phase. Use Value: Reduces heat generation in charge path by >95% compared to conventional protectors, enabling thinner thermal design. |
Use Scenario: Calibration-grade handheld multimeters needing precise cell balancing and open-wire fault reporting. IC Role / Device Role / Timing Role: Cell-tap integrity checker; detects broken AN2 connections via internal current-source biasing and halts charging. Use Value: Prevents field failures caused by intermittent cell monitoring, meeting IEC 62368-1 fault-condition requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar lithium-ion battery pack protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| BQ77PL900DR | Integrated 4S protector with built-in FET drivers and daisy-chain capability; requires external MCU for configuration | Targets scalable multi-pack systems; lacks smart discharge and fixed 4.25 V overvoltage threshold | Choose for designs requiring stackable communication but accept higher BOM cost and firmware dependency |
| MP2617GJ-Z | Monolithic 3S/4S protector with integrated charge/discharge FETs; 4.225 V overvoltage threshold; no CDLY2 programmability | Eliminates external MOSFETs but limits max continuous current to 5 A; no hiccup-mode tuning | Choose for space-constrained consumer products where layout simplicity outweighs programmable protection flexibility |
Compared with BQ77PL900DR and MP2617GJ-Z, the UCC3957M-1 offers unique analog-programmable overcurrent timing, smart discharge for thermal optimization, and direct support for high-voltage (>20 V) charger transients-making it optimal for ruggedized industrial and medical battery packs where reliability trumps integration density.
Availability
UCC3957M-1 is available at Aetrix Electronics and suitable for power tools, medical portable devices, consumer laptops, and industrial test equipment requiring stable component supply across extended product lifecycles.
Supply support for UCC3957M-1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in battery management solutions.
The UCC3957M-1 belongs to TI's dedicated battery protection IC product line, designed specifically for high-reliability, high-voltage lithium-ion pack supervision in mission-critical portable equipment.
FAQ
What is the overvoltage threshold setting for UCC3957M-1?
The UCC3957M-1 has a factory-trimmed normal-to-overcharge voltage threshold of 4.20 V ±25 mV, with 4.00 V ±50 mV hysteresis for recovery. This value is fixed per device variant and cannot be adjusted externally; other thresholds (e.g., 4.25 V) require ordering UCC3957M-2 instead. The UCC3957M-1 datasheet specifies this in the electrical characteristics table under "VOV" for UCC3957–1.
How does the smart discharge feature work in UCC3957M-1?
The UCC3957M-1 activates smart discharge when the voltage across the current-sense resistor (BATLO–AN4) exceeds 15 mV, corresponding to ≥0.6 A discharge current with a 0.025 Ω shunt. This causes the CHG output to turn back on-allowing discharge current to flow through the charge FET's channel instead of its lossy body diode. The UCC3957M-1 implements this autonomously without MCU intervention, reducing power dissipation by >98% during overvoltage hysteresis.
Can UCC3957M-1 support both three-cell and four-cell configurations?
Yes, the UCC3957M-1 supports both configurations via the CLCNT pin (Pin 2): tying CLCNT to DVDD selects three-cell mode, while connecting it to AN4 selects four-cell mode. The pin is internally pulled low, so an unconnected CLCNT defaults to four-cell operation. The UCC3957M-1's internal state machine automatically adjusts cell-voltage sampling and comparison logic based on this setting.
What package type and environmental compliance does UCC3957M-1 use?
The UCC3957M-1 is packaged in a 16-pin SSOP (DBQ) with 0.65 mm pitch, RoHS-compliant green finish (Pb-free, no Sb/Br), and JEDEC MSL Level-2 rating (260°C peak reflow, 1-year floor life). It is supplied in tape-and-reel format (75 units per reel standard; 2500 per reel with TR suffix), and meets TI's industrial temperature range (–20°C to 70°C).
How is overcurrent protection timed in UCC3957M-1?
UCC3957M-1 uses two independent timing circuits: CDLY1 (Pin 10) sets the first-tier blanking time (30–70 ms with 0.1 µF) before entering hiccup mode, while CDLY2 (Pin 14) sets the second-tier blanking time (100–600 µs with 10 pF) for hard-short detection. The UCC3957M-1 datasheet provides Figure 4 and Figure 5 showing exact delay vs. capacitor value curves, enabling precise tuning for specific load profiles.
UCC3957M-1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Function:
- Battery Protection
- Battery Chemistry:
- Lithium Ion
- Number of Cells:
- 3 ~ 4
- Fault Protection:
- Over Current, Over/Under Voltage
- Interface:
- -
- Operating Temperature:
- -20°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SSOP
UCC3957M-1 FAQ
1.How can I place an order for UCC3957M-1 through Aetrix?
Please submit a Request for Quotation (RFQ) for UCC3957M-1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCC3957M-1 reliable?
The price and inventory of UCC3957M-1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCC3957M-1 is usually 5 days.
3.What payment methods are accepted for UCC3957M-1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCC3957M-1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCC3957M-1?
UCC3957M-1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCC3957M-1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCC3957M-1?
For technical support, including UCC3957M-1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCC3957M-1 requirements.
6.How does Aetrix verify that UCC3957M-1 is sourced from the original manufacturer or authorized distributors?
All UCC3957M-1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCC3957M-1 meets industry standards.
7.What is the process for return or replacement of UCC3957M-1?
All UCC3957M-1 units undergo pre-shipment inspection (PSI). If there is an issue with UCC3957M-1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCC3957M-1 part is unused and in its original packaging.
Return procedure for UCC3957M-1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCC3957M-1 Tags
-
BQ29700DSER
Texas Instruments
-
S-8241ABKMC-GBKT2G
ABLIC Inc.
-
S-8241ABPMC-GBPT2G
ABLIC Inc.
-
BQ27427YZFR
Texas Instruments
-
BQ27426YZFR
Texas Instruments
-
STC3117IJT
STMicroelectronics
-
STC3115IJT
STMicroelectronics
-
BQ76925RGER
Texas Instruments
-
NPM1100-QDAA-R
Nordic Semiconductor ASA
-
BQ27441DRZR-G1A
Texas Instruments
-
STC3115AIQT
STMicroelectronics
-
S-8252AAL-M6T1U
ABLIC Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
