Texas Instruments UCD90120RGCT
- Part No.:
- UCD90120RGCT
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 64-VFQFN Exposed Pad
- Datasheet:
-
UCD90120RGCT.pdf
- Description:
- IC SUPERVISOR 12 CHANNEL 64VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,277
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCD90120RGCT from Texas Instruments is a 12-channel digital power supply sequencer and system health monitor with integrated 12-bit ADC, 13 analog monitor inputs, 26 GPIOs (12 configurable as PWM), PMBus/I²C/SMBus interface, and non-volatile fault logging - used for precise rail sequencing, closed-loop margining, and real-time health monitoring in multi-rail server and telecom power systems.
For engineers reviewing the UCD90120RGCT datasheet, UCD90120RGCT pinout, UCD90120RGCT application, or UCD90120RGCT equivalent, key selection criteria include 200 µs per-rail sampling rate, <80 µs hardware comparator fault response, programmable UV/OV thresholds per rail, 10-rail closed-loop margining capability, and support for cascaded sequencing across multiple UCD90120 devices.
Technical Context
The UCD90120RGCT implements a deterministic, event-driven sequencing engine that supports time-based, rail-dependent, and pin-triggered turn-on/off sequences with configurable delays up to 3276 ms. Its 12-bit SAR ADC samples all 13 monitor inputs every 200 µs using a 2.5 V ±0.5% internal reference.
Six dedicated hardware comparators provide sub-80 µs fault detection on MON1–MON6, while four software-configurable UV/OV thresholds per monitored rail enable granular warning/fault classification. Closed-loop margining adjusts up to 10 output rails to match user-defined high/low voltage thresholds using feedback-controlled PWM outputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Monitor Inputs | 13 analog inputs (MON1–MON13); MON1–MON9: 0–2.5 V range; MON10–MON13: 0.2–2.5 V range |
| ADC Resolution & Speed | 12-bit SAR ADC; 200 ksps aggregate; 3.89 µs per sample; full 13-input scan in 54.5 µs |
| Sequencing Channels | 12 independent voltage rails; each supports time, rail, and pin dependencies for ON/OFF control |
| GPIO/PWM Resources | 26 GPIO pins; 12 FPWM/GPIO pins (15.259 kHz–125 MHz); 4 fixed-frequency PWM outputs (1 kHz/10 kHz) |
| Fault Response Time | <80 µs via hardware comparators on MON1–MON6; software thresholds configurable per rail |
| Non-Volatile Storage | On-chip flash stores up to 18 faults with peak values; configuration retention >100 years at 25°C |
| Communication Interface | PMBus v1.1 / I²C / SMBus slave; 10–1000 kHz clock; open-drain ALERT# output |
Pinout & Package
UCD90120RGCT is housed in a thermally enhanced 64-pin QFN package (9 mm × 9 mm, 0.5 mm pitch) with exposed PowerPAD tied to ground plane for thermal dissipation and noise reduction.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| MON1–MON6, MON7–MON9, MON10–MON13 | Analog Monitor Input | 13 dedicated voltage/temperature/current sensing inputs; MON1–MON6 support hardware fast-compare fault detection |
| FPWM1–FPWM8 / GPIO5–GPIO12 | Configurable PWM Output or GPIO | 8 flexible PWM outputs (15.259 kHz–125 MHz); usable for closed-loop margining or general timing |
| PMBUS_CLK / PMBUS_DATA / PMBALERT# | PMBus Interface Signals | Standard PMBus slave interface; ALERT# is open-drain active-low fault indicator requiring external 3.3 V pull-up |
| PMBUS_CNTRL / nRESET / TRCK / TCK–TMS | Control & JTAG Pins | PMBUS_CNTRL enables pin-based sequencing; nRESET accepts 2 µs minimum low pulse; JTAG supports production programming |
| V33D / V33A / V33DIO1 / V33DIO2 / BPCAP | Power Supply Inputs | Digital core (V33D), analog (V33A), and dual I/O (V33DIO1/2) 3.3 V supplies; BPCAP connects 0.1 µF bypass cap to AVSS |
Key Features
| Feature | Design Value |
|---|---|
| 12-Rail Sequencing Engine | Supports complex ON/OFF dependencies across rails, GPIOs, and external signals - eliminates need for discrete logic or FPGA sequencing glue |
| Closed-Loop Margining (10 rails) | Automatically adjusts output voltage via PWM feedback to hit user-defined high/low margin thresholds - enables accurate four-corner testing |
| Hardware Fast-Compare Fault Detection | Six dedicated comparators on MON1–MON6 respond to UV/OV events in <80 µs - critical for protecting FPGAs and ASICs during power transients |
| Non-Volatile Fault Logging | Stores up to 18 complete fault records including timestamps, peak values, and rail status - accelerates root-cause analysis after field failures |
| Fusion Digital Power GUI Integration | TI's PC-based GUI enables drag-and-drop rail configuration, real-time dashboard monitoring, and one-click flash programming - reduces firmware development effort |
Applications
| Server Power Management | Telecom Line Card Monitoring |
|---|---|
Use Scenario: Sequencing and health monitoring of 12+ voltage rails powering CPUs, memory, FPGAs, and PHYs in 1U/2U rack servers. IC Role / Device Role / Timing Role: Centralized sequencer and monitor coordinating power-up order, PG assertion timing, and fault propagation across distributed DC-DC modules. Use Value: Prevents latch-up and data corruption by enforcing strict voltage ramp timing and detecting rail collapse before system boot completes. |
Use Scenario: Real-time supervision of +12 V, +3.3 V, +1.8 V, and -48 V rails on high-density telecom line cards with hot-swap capability. IC Role / Device Role / Timing Role: System health monitor capturing overvoltage, overtemperature, and current faults on critical analog and digital supplies. Use Value: Enables predictive maintenance via logged peak temperature/voltage excursions and triggers graceful shutdown before component damage occurs. |
| Industrial PLC Power Control | Test Equipment Power Sequencing |
Use Scenario: Managing isolated and non-isolated DC rails in programmable logic controllers with redundant power inputs and safety-critical I/O stages. IC Role / Device Role / Timing Role: Sequencer enforcing safe power-up sequence across isolated domains and enabling synchronized reset of microcontrollers and analog front-ends. Use Value: Meets IEC 61508 functional safety requirements by providing deterministic fault response and traceable error logging. |
Use Scenario: Four-corner margining and rail validation during ATE board bring-up and production test of mixed-signal SoC test fixtures. IC Role / Device Role / Timing Role: Closed-loop margining controller adjusting supply voltages to ±0.5% tolerance while logging deviations against spec limits. Use Value: Reduces test cycle time by automating voltage sweep and pass/fail evaluation without external instrumentation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power supply sequencing and monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCD90124RGCT | 16-channel sequencer; adds 4 additional monitor inputs and 4 extra GPIOs; same 64-pin QFN package | Required when >12 rails must be managed on single board; higher channel count increases PCB routing complexity | Select UCD90124RGCT only if 13–16 rail monitoring is needed; UCD90120RGCT remains optimal for 12-rail systems due to lower cost and simpler configuration. |
| LM25066A | Single-rail PMBus hot-swap controller with current/voltage/temperature monitoring; no sequencing engine or multi-rail coordination | Used for per-rail protection only; cannot replace UCD90120RGCT in systems requiring inter-rail timing dependencies | Choose LM25066A as companion device for individual rail current limiting, not as system-level sequencer replacement. |
Compared with UCD90120RGCT, UCD90124RGCT offers expanded channel capacity but identical sequencing architecture and GUI compatibility, whereas LM25066A serves only point-of-load protection without sequencing logic - making UCD90120RGCT uniquely suited for coordinated multi-rail control.
Availability
UCD90120RGCT is available at Aetrix Electronics and suitable for server power management, telecom line card monitoring, industrial PLC control, and ATE test equipment requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for UCD90120RGCT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in digital power control and system-level power architecture.
The UCD90120RGCT belongs to TI's Fusion Digital Power™ sequencer family, designed specifically for intelligent, software-configurable power rail coordination in high-reliability computing and communications infrastructure.
FAQ
What is the maximum number of voltage rails the UCD90120RGCT can sequence and monitor?
The UCD90120RGCT supports sequencing and monitoring of up to 12 independent voltage rails. It provides 13 analog monitor inputs (MON1–MON13), allowing one additional rail or temperature/current sensor to be monitored beyond the 12 sequenced rails. Each rail can be configured with custom turn-on/turn-off delays, dependencies, and fault responses in the TI Fusion GUI.
Does the UCD90120RGCT support closed-loop voltage margining, and how many rails can it control?
Yes, the UCD90120RGCT supports closed-loop margining on up to 10 voltage rails using its FPWM outputs to adjust DC-DC converter feedback nodes. The device continuously compares measured rail voltage against user-defined margin thresholds and dynamically trims the output via PWM duty cycle until the target is met - enabling precise four-corner testing without external DACs or manual adjustment.
What communication interfaces does the UCD90120RGCT support for configuration and monitoring?
The UCD90120RGCT supports PMBus v1.1, I²C, and SMBus interfaces for in-system configuration and real-time monitoring. It operates as a slave device with configurable address via PMBUS_ADDR0/ADDR1 pins. The TI Fusion Digital Power Designer GUI communicates over this interface to configure sequencing, set thresholds, read rail status, and retrieve fault logs stored in on-chip flash memory.
How does the UCD90120RGCT handle fault detection and response for power supply rails?
The UCD90120RGCT uses both hardware comparators (on MON1–MON6, responding in <80 µs) and software-configurable thresholds (four per rail: UV warn/fault, OV warn/fault) to detect anomalies. Fault responses include immediate shutdown, delayed shutdown, rail resequencing, or cascaded shutdown of dependent rails - all programmable per rail in the Fusion GUI and stored in non-volatile memory.
What package type and thermal characteristics does the UCD90120RGCT use?
The UCD90120RGCT is packaged in a 64-pin QFN (RGCT suffix) measuring 9 mm × 9 mm with 0.5 mm pitch and an exposed PowerPAD. The PowerPAD must be soldered to a PCB ground plane for effective thermal dissipation and EMI suppression. The device operates from –40°C to +110°C ambient, with junction temperature limited to 125°C.
UCD90120RGCT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 64-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Sequencer
- Number of Voltages Monitored:
- 12
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Open Drain, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 2µs Minimum
- Operating Temperature:
- -40°C ~ 110°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 64-VQFN (9x9)
UCD90120RGCT FAQ
1.How can I place an order for UCD90120RGCT through Aetrix?
Please submit a Request for Quotation (RFQ) for UCD90120RGCT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCD90120RGCT reliable?
The price and inventory of UCD90120RGCT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCD90120RGCT is usually 5 days.
3.What payment methods are accepted for UCD90120RGCT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCD90120RGCT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCD90120RGCT?
UCD90120RGCT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCD90120RGCT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCD90120RGCT?
For technical support, including UCD90120RGCT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCD90120RGCT requirements.
6.How does Aetrix verify that UCD90120RGCT is sourced from the original manufacturer or authorized distributors?
All UCD90120RGCT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCD90120RGCT meets industry standards.
7.What is the process for return or replacement of UCD90120RGCT?
All UCD90120RGCT units undergo pre-shipment inspection (PSI). If there is an issue with UCD90120RGCT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCD90120RGCT part is unused and in its original packaging.
Return procedure for UCD90120RGCT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCD90120RGCT Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

