My Inquiry
My Account
Texas Instruments UCD90124ARGCR
- Part No.:
- UCD90124ARGCR
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 64-VFQFN Exposed Pad
- Datasheet:
-
UCD90124ARGCR.pdf
- Description:
- IC SUPERVISOR 12 CHANNEL 64VQFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,861
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCD90124ARGCR from Texas Instruments is a 12-rail PMBus/I²C-addressable power-supply sequencer and monitor with closed-loop margining for up to 10 rails, 12-bit ADC (2.5 V ±0.5% internal reference), 400 μs per-rail sampling, and integrated fan control supporting four 2-/3-/4-wire fans. It enables precise power-up/down sequencing in multi-rail server and telecom systems.
For engineers reviewing the UCD90124ARGCR datasheet, UCD90124ARGCR pinout, UCD90124ARGCR application, or UCD90124ARGCR equivalent, this device delivers deterministic rail sequencing, real-time fault logging to nonvolatile flash, programmable undervoltage/overvoltage thresholds per rail, and flexible GPIO/PWM configuration for system reset, watchdog, and ACPI-compliant low-power states.
Technical Context
The UCD90124ARGCR integrates a 12-bit, 200 kSPS ADC with 0.5% internal voltage reference and samples all 12 monitored rails every 400 μs. Its sequencer engine supports time-based, rail-dependent, and GPI-triggered on/off sequencing with configurable turn-on/turn-off delays and power-good thresholds.
It implements closed-loop margining on 10 rails using dedicated FPWM outputs (15.26 kHz–125 MHz) or PWM3/PWM4 (0.93 Hz–7.8125 MHz), while its 22 GPIOs include 12 PWM-capable pins, 4 dedicated GPIs for pin-selected rail states, and JTAG interface for debug and programming.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Rails monitored | 12 voltage rails, each sampled every 400 μs for real-time health assessment |
| ADC resolution & reference | 12-bit with 2.5 V ±0.5% internal VREF - enables accurate rail voltage measurement without external reference |
| Closed-loop margining | Supported on 10 rails via dedicated FPWM outputs - adjusts rail voltage to match user-defined high/low margin thresholds |
| PWM frequency range | FPWM1–FPWM8: 15.26 kHz–125 MHz; PWM3/PWM4: 0.93 Hz–7.8125 MHz - covers fan control, margining, and synchronization of SMPS |
| Fan support | Four fans with five user-defined speed-vs-temperature setpoints - enables autonomous thermal management without host intervention |
| Nonvolatile logging | Up to 12 fault detail entries stored in on-chip flash - retains error history across power cycles for root-cause analysis |
| Interface protocols | PMBus v1.1, I²C, SMBus, and JTAG - allows configuration via TI Fusion GUI or direct command-line PMBus transactions |
Pinout & Package
UCD90124ARGCR is housed in a 64-pin VQFN package (9.00 mm × 9.00 mm) with exposed thermal pad tied to ground plane. Pin functions are fully defined per TI SLVSAN8A datasheet Rev. FEBRUARY 2020.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| MON1–MON13 | Analog monitor input | 0–2.5 V (MON1–MON13) or 0.2–2.5 V (MON10–MON13) inputs for rail voltage sensing; 8 MΩ input impedance minimizes loading |
| FPWM1–FPWM8 | Margining/PWM output | Configurable 15.26 kHz–125 MHz PWM outputs for closed-loop rail margining or fan speed control |
| PWM1/PWM2/PWM3/PWM4 | Fixed/flexible PWM output | PWM1: fixed 10 kHz; PWM2: fixed 1 kHz; PWM3/PWM4: 0.93 Hz–7.8125 MHz - supports diverse timing-critical functions |
| PMBUS_CLK / PMBUS_DATA | PMBus interface signals | Open-drain, 3.3-V biased I²C-compatible bus - enables standard PMBus command access and configuration |
| GPIO1–GPIO18 | General-purpose I/O | 22 total GPIOs (including FPWM/PWM pins); 4 configurable as GPIs for pin-selected rail states per ACPI spec |
| V33D / V33A / V33DIO1 / V33DIO2 | Power supply domains | Separate digital core (V33D), analog (V33A), and dual I/O (V33DIO1/2) supplies - enable noise isolation between functional blocks |
Key Features
| Feature | Design Value |
|---|---|
| 12-rail sequencing with dependency logic | Enables complex power-up/down order based on time, rail status, or external GPI assertion - prevents FPGA/ASIC latch-up or data corruption |
| Per-rail UV/OV fault detection | Four programmable thresholds per rail (2 warning + 2 fault) - allows tiered response (e.g., alert → soft shutdown → hard reset) |
| Pin-selected rail states | Uses up to 3 GPIs to enable/disable any rail combination - implements hardware-defined low-power modes compliant with ACPI specification |
| Multiphase PWM clock generator | Generates synchronized clocks from 15.259 kHz to 125 MHz - eliminates phase skew between multiple SMPS controllers |
| Integrated fan control | Supports 2-/3-/4-wire fans with five temperature-speed setpoints - reduces BOM count and firmware overhead in thermal subsystems |
Applications
| Server Power Management | Telecom Line Card Sequencing |
|---|---|
|
Use Scenario: Sequencing 12 independent rails powering CPU, memory, FPGA, and I/O in a 1U rack server. IC Role / Device Role / Timing Role: Centralized sequencer and monitor enforcing strict power-up order, detecting rail faults within 400 μs, and triggering system reset on critical OV/UV events. Use Value: Prevents boot failure and silicon damage by ensuring core voltage ramps before I/O, and maintains uptime via nonvolatile fault logging for field diagnostics. |
Use Scenario: Managing power sequencing and thermal regulation on a carrier-grade Ethernet line card with multiple ASICs and SFP+ modules. IC Role / Device Role / Timing Role: PMBus-configured sequencer coordinating 12 rail enables, monitoring rail voltages, and driving four cooling fans based on local temperature sensors. Use Value: Eliminates need for discrete supervisors and fan controllers - reduces PCB area and simplifies firmware by offloading sequencing logic to hardware. |
| Industrial ATE Power Control | Storage System Health Monitoring |
|
Use Scenario: Controlling power delivery and margining test voltages during four-corner testing of automated test equipment. IC Role / Device Role / Timing Role: Closed-loop margining controller adjusting 10 rails to ±3% tolerance at min/max temperature corners while logging peak deviations. Use Value: Enables automated production margin testing without host processor involvement - improves test throughput and repeatability. |
Use Scenario: Monitoring and sequencing power rails for NVMe SSD controller, DRAM buffer, and PCIe switch in enterprise storage enclosures. IC Role / Device Role / Timing Role: Fault-aware sequencer detecting rail collapse during hot-swap events and initiating safe shutdown sequence to preserve data integrity. Use Value: Guarantees controlled power-down on loss of any critical rail - prevents file system corruption and extends SSD lifetime via graceful failover. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power-supply sequencing and monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCD90120ARGCT | 12-rail sequencer with identical pinout and feature set but lacks fan control circuitry and tach monitoring inputs | Suitable for systems requiring only sequencing/monitoring without thermal management integration | Select when fan control is handled externally or unnecessary - reduces cost and complexity where thermal autonomy is not required |
| UCD9090ARGCT | 10-rail sequencer with 10-bit ADC (2.5 V ±1%), no closed-loop margining, and only two PWM outputs | Targeted at cost-sensitive, lower-complexity systems with ≤10 rails and no margining requirements | Choose for simpler designs where 12-rail capability, 12-bit precision, or closed-loop margining are not needed |
Compared with UCD90124ARGCR, UCD90120ARGCT removes fan control but retains full sequencing and margining, while UCD9090ARGCT reduces rail count, ADC resolution, and margining capability - making both alternatives suitable only when those specific features are omitted from the system architecture.
Availability
UCD90124ARGCR is available at Aetrix Electronics and suitable for server power management, telecom line card sequencing, industrial ATE, and enterprise storage systems requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for UCD90124ARGCR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in power management ICs and digital power solutions.
The UCD90124ARGCR belongs to TI's UCD90xxx family of digital power sequencers and health controllers, designed specifically for high-reliability, multi-rail power systems in servers, networking, and industrial infrastructure.
FAQ
What is the maximum number of voltage rails the UCD90124ARGCR can monitor and sequence?
The UCD90124ARGCR monitors and sequences up to 12 voltage rails. All 12 rails are sampled simultaneously every 400 μs using its integrated 12-bit ADC. The device supports configurable dependencies between rails - including time-based delays, voltage thresholds, and GPIO triggers - enabling robust, deterministic power-up and power-down sequences in complex systems such as servers and telecom equipment. Each rail can be assigned unique enable/disable logic, fault thresholds, and margining behavior.
Does the UCD90124ARGCR support closed-loop margining, and on how many rails?
Yes, the UCD90124ARGCR supports closed-loop margining on up to 10 rails. It uses dedicated FPWM outputs (FPWM1–FPWM8) or flexible PWM3/PWM4 channels to adjust rail voltage dynamically, matching user-defined margin-high and margin-low thresholds. This capability is essential for production-level four-corner testing and validation under extreme temperature and voltage conditions. The UCD90124ARGCR implements true closed-loop control by continuously comparing measured rail voltage against programmed margins and adjusting PWM duty cycle accordingly.
What interfaces does the UCD90124ARGCR provide for configuration and monitoring?
The UCD90124ARGCR provides PMBus v1.1, I²C, SMBus, and JTAG interfaces. PMBus is the primary interface for runtime configuration, telemetry readback, and fault logging via TI's Fusion Digital Power Designer GUI or custom host firmware. JTAG supports boundary-scan testing and low-level debug. All interfaces operate at 3.3 V logic levels, with PMBus_CLK and PMBUS_DATA requiring external 3.3 V pull-ups. The device also supports pin-based control for basic sequencing without communication bus involvement.
How does the UCD90124ARGCR handle fault logging and system reliability?
The UCD90124ARGCR logs up to 12 fault detail entries - including rail name, timestamp, fault type (UV/OV/warning/fault), and peak/minimum values - into on-chip nonvolatile flash memory. This persistent logging survives power cycles and resets, enabling post-failure root-cause analysis in deployed systems. Fault responses are fully configurable per rail (e.g., immediate shutdown, delayed sequence-off, or cascade restart), and the device supports automatic fault-clearing after recovery - enhancing system resilience in mission-critical infrastructure.
What fan control capabilities does the UCD90124ARGCR offer?
The UCD90124ARGCR supports up to four 2-, 3-, or 4-wire fans with five user-defined speed-vs-temperature setpoints per fan. It includes dedicated tachometer inputs for RPM feedback and PWM outputs capable of generating variable-frequency drive signals (up to 125 MHz). Two built-in fan-control algorithms - linear interpolation and piecewise-linear lookup - allow autonomous thermal regulation without host processor involvement, reducing firmware complexity and improving real-time response in high-density systems.
UCD90124ARGCR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 64-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Sequencer
- Number of Voltages Monitored:
- 12
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- -
- Reset:
- Active Low
- Reset Timeout:
- 2µs Minimum
- Operating Temperature:
- -40°C ~ 110°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 64-VQFN (9x9)
UCD90124ARGCR FAQ
1.How can I place an order for UCD90124ARGCR through Aetrix?
Please submit a Request for Quotation (RFQ) for UCD90124ARGCR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCD90124ARGCR reliable?
The price and inventory of UCD90124ARGCR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCD90124ARGCR is usually 5 days.
3.What payment methods are accepted for UCD90124ARGCR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCD90124ARGCR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCD90124ARGCR?
UCD90124ARGCR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCD90124ARGCR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCD90124ARGCR?
For technical support, including UCD90124ARGCR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCD90124ARGCR requirements.
6.How does Aetrix verify that UCD90124ARGCR is sourced from the original manufacturer or authorized distributors?
All UCD90124ARGCR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCD90124ARGCR meets industry standards.
7.What is the process for return or replacement of UCD90124ARGCR?
All UCD90124ARGCR units undergo pre-shipment inspection (PSI). If there is an issue with UCD90124ARGCR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCD90124ARGCR part is unused and in its original packaging.
Return procedure for UCD90124ARGCR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCD90124ARGCR Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
