My Inquiry
My Account
Texas Instruments UCD90124ARGCT
- Part No.:
- UCD90124ARGCT
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 64-VFQFN Exposed Pad
- Datasheet:
-
UCD90124ARGCT.pdf
- Description:
- IC SUPERVISOR 12 CHANNEL 64VQFN
- Quantity:
- Payment:
- Shipping:
Inventory:188
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCD90124ARGCT from Texas Instruments is a 12-rail PMBus/I²C-addressable power-supply sequencer and monitor with closed-loop margining, fan control, and ACPI-compliant rail-state management. It integrates a 12-bit ADC (2.5 V ±0.5% internal reference), samples all rails every 400 μs, supports up to 10 closed-loop margining outputs, and provides 26 configurable GPIOs - 12 with PWM capability - for enables, resets, cascading, and fan tach/PWM. It is deployed in multi-rail server and telecom power systems requiring precise sequencing, fault logging, and thermal-aware fan control.
For engineers reviewing the UCD90124ARGCT datasheet, UCD90124ARGCT pinout, UCD90124ARGCT application, or UCD90124ARGCT equivalent, this page delivers verified technical context on rail sequencing dependencies, PMBus command compatibility, margining accuracy (±0.5% VREF), GPIO functional modes (PWM/GPI/GPO), and fan-control algorithm selection - all critical for system-level power architecture validation and BOM consolidation.
Technical Context
The UCD90124ARGCT implements a deterministic, time- and event-driven sequencing engine with Boolean logic-based dependencies across 12 monitored rails and up to 8 GPIs. Its 12-bit ADC digitizes analog inputs (MON1–MON13) over 0–2.5 V range with ±4 LSB INL and ±2 LSB DNL, enabling precise UV/OV fault detection at four programmable thresholds per rail.
It supports dual-mode fan control (linear vs. lookup table) for up to four fans using dedicated tach inputs and PWM outputs (FPWM1–FPWM8: 15.26 kHz–125 MHz; PWM3/PWM4: 0.93 Hz–7.8125 MHz), while its nonvolatile flash stores up to 12 fault entries with timestamps and peak values for root-cause analysis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Rails monitored | 12 voltage rails (MON1–MON13, 12 usable), sampled every 400 μs for real-time sequencing decisions |
| ADC resolution & reference | 12-bit SAR ADC with 2.5 V ±0.5% internal VREF - ensures ±12.5 mV absolute voltage threshold accuracy |
| Closed-loop margining | 10 rails supported; uses FPWM outputs to adjust DC-DC feedback nodes, enabling ±0.5% output voltage tolerance verification |
| PWM outputs | 12 total: 8 FPWM (15.26 kHz–125 MHz) + 4 programmable PWM (0.93 Hz–7.8125 MHz) - used for fan speed control and rail margining |
| GPIO count & flexibility | 26 GPIOs; 12 support PWM, 8 configurable as GPIs, 16 as GPOs - enables rail enable/disable, cascade signaling, and WARN_OC assertion |
| Communication interface | PMBus v1.1 / I²C / SMBus (up to 400 kHz); supports standard commands plus TI-specific MFR_SPECIFIC for sequencing and margining setup |
| Fault logging | Nonvolatile flash stores up to 12 fault entries with rail ID, timestamp, peak value, and fault type - eliminates need for external debug capture |
Pinout & Package
UCD90124ARGCT is housed in a 64-pin VQFN package (9.00 mm × 9.00 mm) with exposed thermal pad tied to ground plane. Pin functions are fully defined per TI SLVSAN8A Rev FEBRUARY 2020, including analog monitor inputs, dual-domain 3.3-V supplies (V33A/V33D/V33DIO), and mixed-signal I/O grouping.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| MON1–MON13 | Analog voltage monitor input | 0–2.5 V (MON1–MON13) or 0.2–2.5 V (MON10–MON13) input range; connects directly to DC-DC feedback nodes or resistor dividers |
| FPWM1–FPWM8 | Programmable PWM output | Configurable 15.26 kHz–125 MHz clock source for synchronizing multiple DC-DC converters or driving fan PWM inputs |
| PWM1/PWM2/PWM3/PWM4 | Fixed/flexible PWM output | PWM1 (10 kHz fixed), PWM2 (1 kHz fixed), PWM3/PWM4 (0.93 Hz–7.8125 MHz) - used for fan speed control or margining |
| PMBUS_CLK / PMBUS_DATA | PMBus serial interface | Open-drain, 3.3-V referenced bus requiring external pullups; supports hot-plug configuration and remote fault interrogation |
| GPIO1–GPIO18, GPIO20–GPIO22 | Configurable digital I/O | Supports GPI, GPO, or PWM mode; enables rail enable signals, POWER_GOOD assertion, WDO, SYSTEM RESET, and CASCADE INPUT |
| V33A / V33D / V33DIO1 / V33DIO2 | Power supply domains | V33A (analog 3.3 V), V33D (digital core 3.3 V), V33DIO1/2 (I/O domain 3.3 V) - require separate decoupling per layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| 12-rail sequencing with dependency logic | Enables time-based, rail-triggered, or pin-activated sequencing - critical for FPGA/CPU power-up order compliance (e.g., core before I/O) |
| Closed-loop margining on 10 rails | Adjusts actual rail voltage via feedback injection using FPWM outputs, verifying design margins under worst-case voltage/temp corners |
| Four-corner test support | Combines margining, temperature monitoring (internal sensor ±5°C), and fault logging to validate system operation across voltage/temperature extremes |
| ACPI-compliant rail state control | Uses up to 3 GPIs to select preconfigured rail states (e.g., S0/S3/S5), enabling hardware-enforced low-power modes without host CPU intervention |
| Integrated fan controller | Supports 2-/3-/4-wire fans with five user-defined speed-vs-temperature setpoints and dual algorithms - reduces need for external fan ICs |
| Nonvolatile fault & peak logging | Stores 12 fault records (rail ID, timestamp, peak value, fault type) in on-chip flash - accelerates field failure analysis without external memory |
Applications
| Server Power Architecture | Telecom Line Card |
|---|---|
Use Scenario: Sequencing and monitoring 12+ rails powering CPUs, FPGAs, memory, and PHYs in dual-socket servers with redundant PSUs. IC Role / Device Role / Timing Role: Centralized sequencer enforcing strict power-up/down timing (e.g., VCCIN before VDDQ), detecting UV/OV faults, and triggering graceful shutdown. Use Value: Prevents latch-up and data corruption during cold/warm boot; logs first-failure rail events for diagnostics without host software involvement. |
Use Scenario: Managing power for high-density line cards with multiple DSPs, SerDes, and optical modules operating across –40°C to +85°C ambient. IC Role / Device Role / Timing Role: Real-time rail health monitor and fan-speed actuator, using internal temperature sensor and tach feedback to maintain thermal envelope. Use Value: Eliminates discrete thermal sensors and fan controllers; sustains uptime by dynamically adjusting fan speed while avoiding acoustic noise spikes. |
| Industrial ATE Test Fixture | Storage Controller Board |
Use Scenario: Powering DUT interfaces, precision DACs/ADCs, and FPGA-based pattern generators in automated test equipment requiring repeatable voltage stress testing. IC Role / Device Role / Timing Role: Closed-loop margining engine injecting controlled ±3% voltage offsets to verify DUT functional limits under corner conditions. Use Value: Replaces manual bench instrumentation; achieves sub-10 mV margining accuracy traceable to internal 2.5 V reference. |
Use Scenario: Controlling power to NVMe SSD controllers, PCIe switches, and DRAM buffers in enterprise storage enclosures with hot-swap capability. IC Role / Device Role / Timing Role: Cascadable sequencer coordinating primary and backup rails, asserting POWER_GOOD only after all rails stabilize within ±1.5%. Use Value: Enables seamless failover between redundant PSUs; guarantees no data loss during PSU switchover via synchronized rail sequencing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power-supply sequencing and monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCD90120ARGCT | 12-rail sequencer with identical pinout and PMBus interface, but lacks closed-loop margining and fan control features | Suitable for simpler sequencing-only use cases where rail adjustment and thermal management are handled externally | Select when margining and integrated fan control are unnecessary - reduces firmware complexity and cost |
| UCD90160ARGCT | 16-rail sequencer with enhanced GPIO count (32), higher ADC sampling rate (200 kSPS), and extended temperature range (–40°C to +125°C) | Targeted at high-reliability industrial and aerospace systems requiring greater rail count and extended thermal margin | Choose for future-proofing or when >12 rails or wider temp range is required - same footprint but not pin-compatible |
Compared with UCD90124ARGCT, UCD90120ARGCT omits margining and fan control to reduce cost and firmware overhead, while UCD90160ARGCT extends rail count and thermal capability at the expense of higher BOM cost and non-drop-in replacement.
Availability
UCD90124ARGCT is available at Aetrix Electronics and suitable for server motherboard design, telecom line card development, and industrial ATE fixture builds requiring stable component supply, long-term lifecycle assurance, and full PMBus ecosystem support.
Supply support for UCD90124ARGCT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in digital power control ICs.
The UCD90124ARGCT belongs to TI's Fusion Digital Power sequencer family, designed specifically for complex multi-rail systems in datacenter, telecom, and industrial infrastructure where sequencing reliability, fault visibility, and margining accuracy are mission-critical.
FAQ
What is the maximum number of voltage rails the UCD90124ARGCT can monitor and sequence?
The UCD90124ARGCT monitors and sequences up to 12 voltage rails using its MON1–MON13 analog inputs (12 usable). All 12 rails are sampled every 400 μs by the integrated 12-bit ADC, enabling real-time sequencing decisions based on voltage thresholds, timing, and inter-rail dependencies. The device supports up to 16 configurable rails in firmware, but only 12 are physically monitored.
Does the UCD90124ARGCT support closed-loop margining, and on how many rails?
Yes, the UCD90124ARGCT supports closed-loop margining on up to 10 rails. It uses dedicated FPWM outputs to inject precise voltage offsets into DC-DC feedback networks, adjusting actual rail output to match user-defined margin thresholds. This capability is confirmed in the datasheet Feature section and validated by TI Fusion GUI configuration support for margin-low/margin-high settings per rail.
What communication protocols does the UCD90124ARGCT support, and what are the key timing specs?
The UCD90124ARGCT supports PMBus v1.1, I²C, and SMBus protocols at up to 400 kHz. Key timing specs include t(BUF) ≥1.3 μs (bus free time), t(SU:DAT) ≥100 ns (data setup), and t(TIMEOUT) = 35 ms (transaction timeout). These ensure robust interoperability with standard PMBus masters and compatibility with TI Fusion Digital Power Designer for configuration and monitoring.
How does the UCD90124ARGCT handle fault logging and system diagnostics?
The UCD90124ARGCT stores up to 12 fault entries in on-chip nonvolatile flash memory, each containing rail ID, timestamp, peak measured value, and fault type (e.g., UV, OV, OC). This logging occurs autonomously without host intervention and persists across power cycles. Engineers use TI Fusion GUI to retrieve and analyze these logs for rapid root-cause diagnosis of field failures.
Can the UCD90124ARGCT control fans, and what fan types does it support?
Yes, the UCD90124ARGCT integrates a full fan controller supporting two-, three-, and four-wire fans. It provides four independent tachometer inputs and 12 PWM outputs (including FPWM1–FPWM8 and PWM1–PWM4) to drive fan speed. Two built-in algorithms - linear and lookup-table-based - allow precise speed-vs-temperature response curves without external microcontroller involvement.
UCD90124ARGCT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 64-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Sequencer
- Number of Voltages Monitored:
- 12
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- -
- Reset:
- Active Low
- Reset Timeout:
- 2µs Minimum
- Operating Temperature:
- -40°C ~ 110°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 64-VQFN (9x9)
UCD90124ARGCT FAQ
1.How can I place an order for UCD90124ARGCT through Aetrix?
Please submit a Request for Quotation (RFQ) for UCD90124ARGCT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCD90124ARGCT reliable?
The price and inventory of UCD90124ARGCT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCD90124ARGCT is usually 5 days.
3.What payment methods are accepted for UCD90124ARGCT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCD90124ARGCT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCD90124ARGCT?
UCD90124ARGCT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCD90124ARGCT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCD90124ARGCT?
For technical support, including UCD90124ARGCT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCD90124ARGCT requirements.
6.How does Aetrix verify that UCD90124ARGCT is sourced from the original manufacturer or authorized distributors?
All UCD90124ARGCT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCD90124ARGCT meets industry standards.
7.What is the process for return or replacement of UCD90124ARGCT?
All UCD90124ARGCT units undergo pre-shipment inspection (PSI). If there is an issue with UCD90124ARGCT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCD90124ARGCT part is unused and in its original packaging.
Return procedure for UCD90124ARGCT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCD90124ARGCT Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
