My Inquiry
My Account
Texas Instruments UCD90160ARGCT
- Part No.:
- UCD90160ARGCT
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 64-VFQFN Exposed Pad
- Datasheet:
-
UCD90160ARGCT.pdf
- Description:
- IC SUPERVISOR 16 CHANNEL 64VQFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,855
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCD90160ARGCT from Texas Instruments is a 16-rail PMBus/I²C-addressable power supply sequencer and monitor with integrated 12-bit ADC, closed-loop margining for up to 10 rails, and ACPI-compliant pin-selected rail states. It supports real-time voltage monitoring (every 400 μs), programmable undervoltage/overvoltage thresholds per rail, and coordinated fault response across cascaded devices - deployed in multi-rail server and networking power systems.
For engineers reviewing the UCD90160ARGCT datasheet, UCD90160ARGCT pinout, UCD90160ARGCT application, or UCD90160ARGCT equivalent, this page delivers verified technical context on sequencing logic, rail dependency resolution, PWM clock generation (15.26 kHz–125 MHz), nonvolatile fault logging, and TI Fusion Digital Power Designer integration - all critical for high-availability power architecture validation.
Technical Context
The UCD90160ARGCT implements a deterministic, time- and event-driven sequencing engine that resolves dependencies among 16 voltage rails using configurable ON/OFF delay timers, POWER_GOOD assertions, and Boolean logic GPOs. Its 12-bit ADC samples all monitored rails every 400 μs with 0.5% internal 2.5-V reference accuracy over –40°C to 125°C.
It integrates dual-domain I/O: 26 GPIOs (8 configurable as GPI inputs, 16 as GPO outputs) and 12 PWM-capable pins - including 8 FPWM outputs (15.26 kHz–125 MHz) and 4 variable-frequency PWMs (0.93 Hz–7.8125 MHz) - enabling closed-loop margining, system watchdog control, and synchronized multi-phase DC-DC timing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Rails monitored | 16 independent voltage rails, each with dedicated MONx input and programmable UV/OV warning/fault thresholds |
| ADC resolution & speed | 12-bit, 200 kSPS; full 16-rail sampling completed every 400 μs for real-time health monitoring |
| Margining capability | Closed-loop margining on up to 10 rails via FPWM outputs; supports ±5% voltage trim around nominal setpoint |
| PMBus compliance | PMBus v1.1 slave interface with standard commands (READ_VIN, CLEAR_FAULTS, STORE_DEFAULT_ALL, etc.) |
| Operating temperature | –40°C to +110°C ambient; junction temperature rated to 125°C with RθJB = 1.7°C/W |
| Digital I/O count | 26 GPIOs: 8 GPIs (including WDI, TRST, TCK/TDO/TDI/TMS), 16 GPOs with Boolean logic builder and state machine support |
| Package | VQFN-64 (9.0 mm × 9.0 mm), thermally enhanced with exposed thermal pad tied to ground plane |
Pinout & Package
VQFN-64 (RGC) package with 9.0 mm × 9.0 mm body size and exposed thermal pad. Pin 64 (AVSS3) and thermal pad are both connected to system ground for optimal thermal performance and noise immunity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| MON1–MON16 | Analog monitor inputs | 16 dedicated rail voltage sense inputs; MON1–MON13: 0–2.5 V range; MON14–MON16: 0.2–2.5 V range |
| FPWM1–FPWM8 | Programmable PWM outputs | 8 flexible PWM outputs (15.26 kHz–125 MHz); used for closed-loop margining or general-purpose timing |
| PMBUS_CLK / PMBUS_DATA | PMBus serial interface | Open-drain, 3.3-V tolerant I²C/PMBus bus lines with internal pullup requirement; supports 400 kHz max clock rate |
| GPIO1–GPIO18, TCK/TDO/TDI/TMS, TRST, TRCK | Configurable digital I/O | 26 total pins: 8 GPIs (including JTAG test signals), 16 GPOs with Boolean logic and state-machine control |
| V33A / V33D / V33DIO1 / V33DIO2 | Power supply domains | Separate analog (3.3 V), digital core (3.3 V), and dual digital I/O (3.3 V) supplies for noise isolation and rail integrity |
Key Features
| Feature | Design Value |
|---|---|
| 16-rail sequencing with dependency resolution | Supports time-based, rail-state-based, and pin-triggered sequencing; enables complex power-up/down sequences without host intervention |
| Nonvolatile fault & peak logging | On-chip flash stores up to 12 fault entries with timestamps and rail-specific detail for post-failure root-cause analysis |
| ACPI-compliant pin-selected rail states | Uses up to 3 GPIs to define 8 discrete rail configurations - directly implements S0–S5 low-power states per ACPI specification |
| Cascadable fault coordination | Fault Pin (PMBALERT) output synchronizes shutdown/restart actions across multiple UCD90160ARGCT devices in modular power systems |
| Multi-phase PWM clock generator | Generates synchronized clocks (15.26 kHz–125 MHz) for up to 8 external DC-DC controllers - eliminates inter-rail timing skew |
Applications
| Server CPU Power Delivery | Wireless Base Station RF Power |
|---|---|
|
Use Scenario: Sequencing and monitoring of 12-V, 3.3-V, 1.8-V, and 0.8-V rails powering Xeon CPUs, DDR memory, and PCIe peripherals in 1U/2U rack servers. IC Role / Device Role / Timing Role: Centralized sequencer enforcing strict turn-on order (e.g., 12 V → 3.3 V → 1.8 V → 0.8 V), real-time margining during burn-in, and fault-triggered graceful shutdown. Use Value: Prevents latch-up and inrush damage by ensuring proper rail ramp rates and POWER_GOOD handshaking; reduces field failure rate via nonvolatile fault logging. |
Use Scenario: Managing power sequencing and voltage margining for GaN RF amplifiers, FPGAs, and transceiver ICs in 5G massive MIMO base stations. IC Role / Device Role / Timing Role: Coordinating enable timing between bias rails (±12 V), digital core (1.2 V), and RF stage supplies (28 V) while performing closed-loop margining on critical LDO outputs. Use Value: Enables four-corner testing at temperature extremes; maintains signal integrity by eliminating rail interaction during transient load steps. |
| Data Center Network Switch | Industrial PLC Power Management |
|
Use Scenario: Controlling 16 voltage domains across switch ASICs, SerDes PHYs, management processors, and PoE controllers in 48-port Ethernet switches. IC Role / Device Role / Timing Role: Enabling cascaded sequencing across multiple PCBs via PMBALERT fault pin; using Boolean GPOs to gate power based on thermal and link-status inputs. Use Value: Achieves sub-millisecond fault propagation across distributed power domains; supports hot-swap compliance through programmable soft-start and current limiting. |
Use Scenario: Sequencing and monitoring isolated 24-V, 5-V, 3.3-V, and 1.2-V rails in ruggedized PLC backplanes operating in factory automation environments. IC Role / Device Role / Timing Role: Implementing fail-safe power-down on watchdog timeout or overtemperature; using GPI-triggered rail disable for emergency stop (E-stop) integration. Use Value: Meets IEC 61508 SIL-2 functional safety requirements via deterministic fault response and nonvolatile event logging. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power supply sequencing and monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCD90124ARGCR | 12-rail version; same VQFN-64 package, identical ADC, PWM, and PMBus architecture; lacks 4 MON inputs and 2 FPWM outputs | Suitable for simpler systems with ≤12 rails; no support for 16-rail dependency chains or full 10-rail margining | Select when BOM cost reduction is prioritized and rail count is confirmed ≤12; retains full Fusion GUI compatibility and firmware update path |
| LM25066A | Single-rail PMBus hot-swap controller with integrated 12-bit ADC and current sensing; no sequencing engine, no GPIO logic, no margining | Used for per-rail protection only - requires external sequencer or host MCU coordination for multi-rail systems | Choose only for point-of-load monitoring where centralized sequencing is handled elsewhere; not a functional substitute for UCD90160ARGCT's system-level control |
Compared with UCD90124ARGCR, UCD90160ARGCT adds 4 monitor channels and 2 margining PWMs for full 16-rail coverage; versus LM25066A, it replaces discrete rail-by-rail supervision with integrated deterministic sequencing, Boolean logic, and fault coordination - eliminating host software overhead and inter-device timing uncertainty.
Availability
UCD90160ARGCT is available at Aetrix Electronics and suitable for data center servers, wireless infrastructure base stations, and industrial programmable logic controllers requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for UCD90160ARGCT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and power management technologies, with leadership in high-reliability industrial and communications power solutions.
The UCD90160ARGCT belongs to TI's Fusion Digital Power sequencer family, designed specifically for complex, multi-rail power architectures in enterprise computing and telecom infrastructure where deterministic sequencing, fault resilience, and PMBus interoperability are mandatory.
FAQ
What is the maximum number of voltage rails the UCD90160ARGCT can monitor and sequence?
The UCD90160ARGCT monitors and sequences up to 16 independent voltage rails using its dedicated MON1–MON16 analog inputs and programmable enable outputs. Each rail supports fully independent configuration of turn-on/off delays, POWER_GOOD thresholds, and UV/OV fault limits - validated in TI's Fusion Digital Power Designer software and confirmed in the SLVSDD4C datasheet Section 1.
Does the UCD90160ARGCT support closed-loop voltage margining, and how many rails can be margined simultaneously?
Yes, the UCD90160ARGCT supports closed-loop margining on up to 10 rails using its FPWM1–FPWM8 and PWM3–PWM4 outputs. Margining adjusts rail voltage in real time to match user-defined high/low thresholds - implemented via feedback into external DC-DC error amplifiers. This capability is explicitly specified in the "Features" section of the UCD90160ARGCT datasheet (SLVSDD4C, p.1).
What package type and thermal characteristics does the UCD90160ARGCT use?
The UCD90160ARGCT uses a 64-pin VQFN (RGC) package measuring 9.0 mm × 9.0 mm with an exposed thermal pad. Its thermal resistance is characterized as RθJB = 1.7°C/W (junction-to-board), enabling reliable operation at 110°C ambient when properly mounted on a 4-layer PCB with adequate copper pour - per Section 6.4 of the SLVSDD4C datasheet.
Can the UCD90160ARGCT be cascaded with other sequencers for larger systems, and how is fault coordination achieved?
Yes, the UCD90160ARGCT supports hardware-cascaded fault coordination via its PMBALERT output pin, which drives an open-drain signal shared across multiple devices. When any device detects a fault, PMBALERT asserts to trigger synchronized shutdown or restart across the entire chain - a feature documented in Section 7.1 and Figure 10 of the SLVSDD4C datasheet.
Is the UCD90160ARGCT compatible with the ACPI specification, and how is that implemented?
Yes, the UCD90160ARGCT implements ACPI-compliant power states via its Pin-Selected Rail States feature, using up to 3 GPI inputs to define 8 discrete rail configurations (2³). This enables direct hardware mapping of S0–S5 system sleep states without host processor involvement - detailed in Section 7.1 and Table 1 of the SLVSDD4C datasheet.
UCD90160ARGCT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 64-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Sequencer
- Number of Voltages Monitored:
- 16
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- -
- Reset:
- Active Low
- Reset Timeout:
- 2µs Minimum
- Operating Temperature:
- -40°C ~ 110°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 64-VQFN (9x9)
UCD90160ARGCT FAQ
1.How can I place an order for UCD90160ARGCT through Aetrix?
Please submit a Request for Quotation (RFQ) for UCD90160ARGCT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCD90160ARGCT reliable?
The price and inventory of UCD90160ARGCT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCD90160ARGCT is usually 5 days.
3.What payment methods are accepted for UCD90160ARGCT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCD90160ARGCT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCD90160ARGCT?
UCD90160ARGCT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCD90160ARGCT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCD90160ARGCT?
For technical support, including UCD90160ARGCT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCD90160ARGCT requirements.
6.How does Aetrix verify that UCD90160ARGCT is sourced from the original manufacturer or authorized distributors?
All UCD90160ARGCT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCD90160ARGCT meets industry standards.
7.What is the process for return or replacement of UCD90160ARGCT?
All UCD90160ARGCT units undergo pre-shipment inspection (PSI). If there is an issue with UCD90160ARGCT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCD90160ARGCT part is unused and in its original packaging.
Return procedure for UCD90160ARGCT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCD90160ARGCT Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
