Texas Instruments UCD90320ZWSR
- Part No.:
- UCD90320ZWSR
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 169-LFBGA
- Datasheet:
-
UCD90320ZWSR.pdf
- Description:
- IC SUPERVISOR 32 CHAN 169NFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,722
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCD90320ZWSR from Texas Instruments is a 32-rail PMBus™ power sequencer and system manager in a 12.0 mm × 12.0 mm BGA-169 package, integrating 24 analog monitor channels (AMON), 32 rail enable outputs (EN), 24 closed-loop margining outputs (MAR), and 84 configurable GPIOs. It sequences, monitors, and margins up to 32 voltage rails-including 24 analog and 8 digital rails-in high-reliability computing and networking systems.
For engineers reviewing the UCD90320ZWSR datasheet, UCD90320ZWSR pinout, UCD90320ZWSR application, or UCD90320ZWSR equivalent, this device supports complex sequencing dependencies, real-time fault response (OV/UV/OC/temperature), black-box fault logging, cascaded coordination across up to four devices via SYNC_CLK, and high-accuracy closed-loop margining for system validation and AVID regulator control.
Technical Context
The UCD90320ZWSR implements a deterministic, firmware-configurable sequencing engine with Boolean logic builders for 16 logic GPOs, enabling programmable responses to GPI-triggered faults, POWER_GOOD status, or rail warnings. Its 24-channel 12-bit ADC operates at 1 MSPS per channel with ±30 LSB total unadjusted error using internal reference, supporting simultaneous monitoring of voltage, current (via external sense amps), and temperature.
It features dual-bank nonvolatile configuration flash (100k-cycle endurance, 20-year retention) and dedicated fault event EEPROM (500k-cycle, 20-year retention), with black-box logging capturing all 32 rail states and 84 I/O pin levels at first fault. Cascading uses a single SYNC_CLK signal to synchronize sequencing and coordinated fault shutdown across up to four UCD90320ZWSR devices.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Rail capacity | 32 total rails: 24 analog-monitored + 8 digital-monitored; enables full-system power management for multi-rail FPGAs, CPUs, and ASICs |
| ADC resolution & rate | 12-bit, 1 MSPS per channel; supports real-time margining and fault detection with ≤30 LSB total unadjusted error |
| Margining capability | Closed-loop PWM margining on 24 rails; achieves high-accuracy output voltage adjustment without external DACs |
| PMBus compliance | PMBus v1.2 slave; supports standard commands (READ_VIN, READ_VOUT, CLEAR_FAULTS) and TI-extended sequencing/margining functions |
| Package & thermal | BGA-169 (12.0 mm × 12.0 mm, 0.8-mm pitch); RθJA = 41.6°C/W enables operation at 85°C ambient with standard PCB layout |
| Nonvolatile memory | Dual-bank flash (100k cycles, 20-yr retention) + fault EEPROM (500k cycles, 20-yr retention); ensures fail-safe reprogramming and long-term debug traceability |
| Supply rails | V33D = 3.15–3.63 V (digital I/O), V33A = 2.97–3.63 V (analog), BPCap = 1.2 V (internal LDO core supply) |
Pinout & Package
UCD90320ZWSR uses a 169-pin BGA (ZWS package) with 0.8-mm pitch and 12.0 mm × 12.0 mm body size. Pin functions are grouped into analog monitor inputs (AMON1–AMON24), rail enable outputs (EN1–EN32), closed-loop margin outputs (MAR1–MAR24), digital monitor inputs (DMON1–DMON8), logic GPOs (LGPO1–LGPO16), GPIOs (GPIO1–GPIO4), cascading interface (SYNC_CLK), and PMBus/JTAG interfaces.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AMON1–AMON24 | Analog input monitor | Direct connection to resistor-divider outputs for rail voltage sensing; supports 0–V33A input range with 12-bit precision |
| EN1–EN32 | Rail enable output | Configurable active-drive or open-drain output; controls DC/DC converter EN pins or LDO enable signals |
| MAR1–MAR24 | Closed-loop margin PWM | Drives external op-amp feedback networks to adjust DC/DC output voltage during margining or active trim |
| SYNC_CLK | Cascading clock I/O | Single bidirectional clock line synchronizing sequencing start/stop and fault propagation across up to 4 devices |
| PMBUS_DATA / PMBUS_CLK | PMBus interface | Open-drain, 3.3-V tolerant bus lines with internal pull-up support; compliant with PMBus v1.2 timing requirements |
Key Features
| Feature | Design Value |
|---|---|
| Black-box fault logging | Captures instantaneous state of all 32 rails and 84 I/O pins at first fault occurrence-enables precise root-cause analysis without external capture tools |
| Adaptive voltage identification (AVID) support | Four preconfigured rail profiles allow dynamic selection of optimal voltage/frequency points for processors during runtime scaling |
| Active trim function | Uses same MAR circuitry to continuously correct DC/DC output drift during operation-improves long-term voltage accuracy beyond initial calibration |
| Programmable watchdog & system reset | Configurable timeout and reset pulse width; WDI/WDO pins interface directly with host processor for coordinated system-level recovery |
| Pin-selected rail states | Three GPIs encode eight discrete power states (e.g., S0–S5 per ACPI), enabling hardware-controlled low-power modes without software intervention |
Applications
| Telecom Infrastructure Power Management | Data Center Server Sequencing |
|---|---|
Use Scenario: Managing power-up/down sequencing for multi-core baseband processors, RF transceivers, and memory subsystems in 5G macrocell and small-cell radios. IC Role / Device Role / Timing Role: Centralized sequencer coordinating 32 voltage rails with inter-rail dependencies, OV/UV fault shutdown, and temperature-triggered throttling. Use Value: Prevents latch-up and data corruption by enforcing strict ramp timing (e.g., 1.8-V I/O before 0.8-V core) and responding to hot-swap events within 10 µs. | Use Scenario: Controlling boot sequence of CPU, GPU, memory, and PCIe switch rails in rack-mounted AI accelerators and high-density servers. IC Role / Device Role / Timing Role: System manager executing PMBus-configured power-on delay trees, monitoring rail currents via INA196, and logging peak values for thermal derating. Use Value: Enables automated four-corner margining across 24 rails during production test-reducing validation time by eliminating manual scope probing. |
| Industrial PLC Power Orchestration | Medical Imaging Subsystem Control |
Use Scenario: Sequencing isolated DC/DC supplies, FPGA configuration voltages, and analog sensor bias rails in programmable logic controllers with functional safety requirements. IC Role / Device Role / Timing Role: Fault coordinator using FAULT pin to cascade shutdown across redundant power modules upon OC detection in any rail. Use Value: Meets IEC 61508 SIL-2 requirements via nonvolatile fault logging, dual-bank configuration storage, and deterministic response latency <100 µs. | Use Scenario: Managing power sequencing and health monitoring for CT scanner detector modules, where rail stability directly impacts image SNR and diagnostic accuracy. IC Role / Device Role / Timing Role: Margining controller performing closed-loop adjustment of 1.2-V analog front-end rails while logging temperature-corrected ADC readings. Use Value: Maintains ±0.5% output regulation over –40°C to +85°C via active trim-ensuring consistent analog performance across operating environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power sequencing and system management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCD90160RGZR | 16-rail capacity, 16 AMON channels, no cascading SYNC_CLK, smaller 8-mm × 8-mm BGA-121 package | Suitable for compact single-FPGA systems but lacks black-box logging and AVID profile support | Select when system has ≤16 rails and space-constrained PCB layout; not suitable for cascaded or high-reliability fault logging use cases |
| LM97794RHAT | 12-rail sequencer with integrated 10-bit ADC, no PMBus, SPI-only interface, no margining or cascading | Targeted at cost-sensitive industrial controllers with basic sequencing only-no closed-loop control or event logging | Choose for simple ON/OFF sequencing without telemetry or margining; requires external microcontroller for advanced logic |
Compared with UCD90160RGZR and LM97794RHAT, the UCD90320ZWSR uniquely delivers 32-rail scalability, synchronized multi-device cascading, black-box fault capture, and high-accuracy closed-loop margining-making it the only option for enterprise-grade server, telecom, and medical systems requiring full-system power intelligence and debug traceability.
Availability
UCD90320ZWSR is available at Aetrix Electronics and suitable for wired networking infrastructure, data center server platforms, and industrial automation systems requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for UCD90320ZWSR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company delivering analog and embedded processing solutions, with leadership in power management ICs and digital power controllers.
The UCD90320ZWSR belongs to TI's Fusion Digital Power™ sequencer family, designed specifically for high-reliability, multi-rail power management in computing, networking, and industrial systems requiring deterministic sequencing, comprehensive telemetry, and field-debuggable fault history.
FAQ
What is the maximum number of voltage rails the UCD90320ZWSR can manage?
The UCD90320ZWSR manages up to 32 voltage rails: 24 analog-monitored rails via its 24-channel 12-bit ADC (AMON1–AMON24) and 8 digital-monitored rails using DMON1–DMON8 inputs. This capacity supports complex systems like multi-core CPUs, FPGAs, and ASICs requiring strict sequencing and health monitoring across diverse supply domains.
Does the UCD90320ZWSR support closed-loop margining, and how many rails does it cover?
Yes, the UCD90320ZWSR supports high-accuracy closed-loop margining on up to 24 voltage rails using its MAR1–MAR24 pins. Each margin pin delivers a PWM output that drives external op-amp feedback networks, enabling precise adjustment of DC/DC output voltage during production test and runtime trim-critical for AVID and four-corner validation.
How does cascading work on the UCD90320ZWSR, and what is the maximum number of devices supported?
The UCD90320ZWSR uses a single bidirectional SYNC_CLK pin to cascade up to four devices. This enables synchronized power-on/off sequencing and coordinated fault response (e.g., simultaneous shutdown) across all linked units. The FAULT pin propagates critical events between devices, ensuring system-level reliability without additional control logic.
What type of nonvolatile memory does the UCD90320ZWSR use for configuration and fault logging?
The UCD90320ZWSR employs dual-bank configuration flash memory (100,000 program/erase cycles, 20-year data retention) for fail-safe firmware updates, plus dedicated fault event EEPROM (500,000 cycles, 20-year retention). The black-box log captures rail states and I/O levels at first fault-preserving critical debug data even after power loss.
Is the UCD90320ZWSR compatible with standard PMBus v1.2 hosts, and which commands does it support?
Yes, the UCD90320ZWSR is fully PMBus v1.2 compliant as a slave device. It supports standard commands including READ_VIN, READ_VOUT, CLEAR_FAULTS, STORE_DEFAULT_ALL, and WRITE_PROTECT, plus TI-extended commands for rail sequencing control, margining activation, and black-box log retrieval via PMBUS_DATA/PMBUS_CLK interface.
UCD90320ZWSR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 169-LFBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Sequencer
- Number of Voltages Monitored:
- 32
- Voltage - Threshold:
- -
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 250ns Typical
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 169-NFBGA (12x12)
UCD90320ZWSR FAQ
1.How can I place an order for UCD90320ZWSR through Aetrix?
Please submit a Request for Quotation (RFQ) for UCD90320ZWSR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCD90320ZWSR reliable?
The price and inventory of UCD90320ZWSR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCD90320ZWSR is usually 5 days.
3.What payment methods are accepted for UCD90320ZWSR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCD90320ZWSR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCD90320ZWSR?
UCD90320ZWSR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCD90320ZWSR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCD90320ZWSR?
For technical support, including UCD90320ZWSR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCD90320ZWSR requirements.
6.How does Aetrix verify that UCD90320ZWSR is sourced from the original manufacturer or authorized distributors?
All UCD90320ZWSR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCD90320ZWSR meets industry standards.
7.What is the process for return or replacement of UCD90320ZWSR?
All UCD90320ZWSR units undergo pre-shipment inspection (PSI). If there is an issue with UCD90320ZWSR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCD90320ZWSR part is unused and in its original packaging.
Return procedure for UCD90320ZWSR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCD90320ZWSR Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
