Texas Instruments UCD9080RHBT
- Part No.:
- UCD9080RHBT
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
UCD9080RHBT.pdf
- Description:
- IC SUPERVISOR 8 CHANNEL 32VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:541
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCD9080RHBT from Texas Instruments is an 8-channel power-supply sequencer and monitor IC designed for precise control of voltage rail startup, shutdown, and fault response in complex multi-rail systems. It operates from a single 3.3-V supply, provides 3.2-mV analog measurement resolution across eight MON inputs, samples rails every 50 µs at >20-kHz rate, and supports configurable digital outputs (EN1–EN8, GPO1–GPO4) for sequencing and system reset functions - deployed in telecom switches and server power management.
For engineers reviewing the UCD9080RHBT datasheet, UCD9080RHBT pinout, UCD9080RHBT application, or UCD9080RHBT equivalent, key selection considerations include per-rail undervoltage/overvoltage threshold programming, parent-child rail dependency configuration, I²C address latching via ADDR1–ADDR4 pins during reset, and brownout reset timing compliance with VCC drop profiles.
Technical Context
The UCD9080RHBT implements a deterministic sequencing engine that supports three timing modes: fixed delay after reset, delay after parent rail regulation, or delay after parent rail reaches a defined voltage threshold. Its 10-bit SAR ADC uses either internal 2.5-V or external 3.3-V (VCC) reference, with accuracy of ±17.4 mV (internal) or ±6.8 mV (external) across monitored rails.
Rail enable outputs (EN1–EN8) and general-purpose outputs (GPO1–GPO4) are Schmitt-trigger I/Os with programmable polarity and share pins with I²C address selection (ADDR1–ADDR4). All EN/GPO pins default to high-impedance input during device reset and require external biasing to VIT+ (≥1.9 V) for active-low or VIT– (≤0.9 V) for active-high configurations to ensure deterministic startup behavior.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 3.3 V nominal; operates from 3.0 V to 3.6 V - ensures compatibility with standard 3.3-V IO domains and eliminates need for auxiliary supplies. |
| Rail Monitoring Channels | 8 independent MON inputs (MON1–MON8); each sampled every 50 µs - enables real-time detection of sub-millisecond voltage glitches on critical power rails. |
| Voltage Resolution | 3.2 mV per LSB with 10-bit SAR ADC - supports accurate margining and tight regulation window enforcement for 1.2-V, 1.8-V, and 3.3-V rails. |
| I²C Interface | Standard-mode (10–100 kHz), 7-bit slave address (0x60–0x6F), auto-increment register access - simplifies host firmware integration and enables efficient bulk configuration writes. |
| Digital Outputs | 12 configurable I/Os: 8 ENx (rail enables), 4 GPOx (reset/status), multiplexed with ADDR1–ADDR4 - allows flexible assignment of sequencing logic without external glue logic. |
| Reset Behavior | Brownout detection with 1.71-V V(B_IT–), 70–180-mV hysteresis, and 2000-µs delay - guarantees reliable initialization across varying VCC ramp rates and prevents metastability during power-up. |
Pinout & Package
The UCD9080RHBT is housed in a 32-pin QFN package (RHB) with 5-mm × 5-mm body and 0.5-mm pitch; exposed thermal pad requires solder connection to PCB ground plane for thermal performance and EMI reduction.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VSS (Pin 1) | Ground reference | Primary return path for analog and digital circuits; must be low-inductance connection to system ground plane. |
| VCC (Pin 30) | Supply voltage input | 3.3-V power source for internal logic, ADC, and I/O drivers; bypass capacitor required within 1 cm. |
| MON1–MON8 (Pins 6,7,8,18,19,9,15,16) | Analog voltage monitoring inputs | High-impedance inputs accepting 0–3.3 V; require ≤20-kΩ source impedance to maintain 20-kHz sampling rate. |
| EN1–EN7 (Pins 23,24,11,10,12,13,14) | Rail enable outputs | Configurable active-high/low digital outputs driving external PMIC or LDO enable pins; default to Schmitt input during reset. |
| EN8/ADDR1/GPO1 (Pin 25) | Multiplexed terminal | Serves as rail 8 enable, I²C address bit A1, or GPO1 - function selected by configuration and reset-state biasing. |
| ADDR2–ADDR4/GPO2–GPO4 (Pins 26,27,28) | I²C address / GPO terminals | Set 7-bit I²C address during reset; reconfigured as GPOs post-initialization - external pullup/pulldown resistors mandatory. |
| SCL/SDA (Pins 22,21) | I²C clock/data bidirectional | Open-drain interfaces requiring 3.3-V pullup resistors; support standard-mode timing with 4.7-µs minimum tLOW/tHIGH. |
| RST (Pin 5) | Asynchronous reset input | Active-low signal forcing all EN/GPO into high-impedance input mode and reloading sequencer configuration from nonvolatile memory. |
| ROSC (Pin 32) | Oscillator frequency adjust | Connect 100-kΩ pullup to VCC to set internal oscillator for stable 50-µs sampling interval and minimal drift. |
Key Features
| Feature | Design Value |
|---|---|
| Per-rail alarm timestamping | Records exact time of under/overvoltage glitch, sustained fault, or rail failure - enables root-cause analysis in field-deployed systems without external logging. |
| Configurable rail shutdown dependencies | Each monitored rail can trigger shutdown of user-defined dependent rails (via DependencyMasks register) - enforces safe power-down cascades in multi-stage converters. |
| Flexible sequencing logic | Supports timeline-based, parent-regulation-based, and parent-voltage-threshold-based sequencing - eliminates need for external CPLDs in mixed-slope power architectures. |
| Nonvolatile configuration retention | 100-year data retention for sequencer parameters - ensures factory-programmed startup behavior survives 10+ years of field operation without battery backup. |
| Integrated brownout protection | Detects VCC droop below 1.71 V with programmable hysteresis and 2-ms delay - prevents erratic behavior during transient load events or PSU sag. |
Applications
| Telecom Switch Power Management | Server Board Sequencing |
|---|---|
Use Scenario: Managing startup sequence of 12-V backplane, 3.3-V control plane, 1.8-V FPGA core, and 1.2-V ASIC I/O rails in carrier-grade switching fabric. IC Role / Device Role / Timing Role: Centralized sequencer enforcing strict timing windows between rail enable edges and verifying regulation before releasing downstream resets. Use Value: Prevents latch-up and hot-plug damage by ensuring 3.3-V control plane powers before 12-V analog sections, with 50-µs glitch detection catching regulator instability missed by slower supervisors. | Use Scenario: Coordinating power-up of CPU VDD, memory VDDQ, PCIe slot rails, and BMC supply in dual-socket x86 server motherboard. IC Role / Device Role / Timing Role: Configurable sequencer using parent-rail regulation logic - e.g., enabling memory rails only after CPU core rail achieves 0.85 V ±3% for 10 ms. Use Value: Eliminates boot failures caused by marginal DDR4 training due to premature VDDQ enable, verified by per-rail timestamped alarm logs during qualification testing. |
| Networking Equipment PSU Control | Test Equipment Power Integrity |
Use Scenario: Controlling isolated DC-DC modules powering RF front-end, baseband processor, and interface PHYs in 5G small cell radio unit. IC Role / Device Role / Timing Role: Fault-responsive monitor triggering full-system reset upon sustained overvoltage on RF supply, while logging exact glitch duration and timestamp. Use Value: Protects expensive GaN PA stages from overvoltage stress; timestamped alarms correlate with thermal events observed in environmental chamber testing. | Use Scenario: Verifying power rail stability during automated functional test of high-speed ADC/DAC evaluation boards under dynamic load conditions. IC Role / Device Role / Timing Role: Real-time rail monitor sampling at 20 kHz, feeding voltage data via I²C to test controller for pass/fail decision on regulation tolerance and ripple. Use Value: Replaces oscilloscope-based spot checks with continuous, traceable rail validation - reduces test cycle time by 65% and captures intermittent faults invisible to manual probing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power-supply sequencing and monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCD90120ARGCT | 12-channel monitoring, integrated EEPROM, higher I²C speed (400 kHz), 2.5-V/3.3-V reference selectable via pin | Supports larger systems with >8 rails; eliminates external configuration storage; requires different PCB layout for 40-pin QFN | Select when scaling beyond 8 rails or requiring faster configuration updates; not pin-compatible with UCD9080RHBT. |
| LTC2978IUP#PBF | 8-channel with PMBus interface, ±0.25% rail measurement accuracy, built-in DACs for margining, temperature sensing | Enables closed-loop margin testing and thermal-aware sequencing; requires PMBus host stack instead of I²C | Choose for precision margining and thermal co-optimization; differs in communication protocol and lacks UCD9080RHBT's brownout reset architecture. |
Compared with UCD9080RHBT, UCD90120ARGCT adds channel count and EEPROM but increases footprint and cost, while LTC2978IUP#PBF delivers superior measurement accuracy and margining capability at the expense of I²C compatibility and simpler brownout handling - making UCD9080RHBT optimal for cost-sensitive, 8-rail telecom/server designs prioritizing deterministic reset behavior and minimal BOM count.
Availability
UCD9080RHBT is available at Aetrix Electronics and suitable for telecom switches, server motherboards, and networking equipment requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing for industrial deployments.
Supply support for UCD9080RHBT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions for industrial, automotive, and communications markets.
The UCD9080RHBT belongs to TI's UCD power management IC family, engineered specifically for high-reliability, multi-rail sequencing and monitoring in infrastructure equipment where deterministic startup, fault logging, and I²C configurability are critical.
FAQ
What is the primary function of the UCD9080RHBT in a power system?
The UCD9080RHBT serves as an 8-channel power-supply sequencer and monitor IC that controls the precise timing of voltage rail enablement, verifies regulation status, detects undervoltage/overvoltage faults with timestamping, and executes configurable shutdown sequences. In practice, the UCD9080RHBT replaces discrete timers, comparators, and logic gates in telecom and server power trees - reducing design complexity while improving reliability through deterministic, software-configurable behavior.
Does the UCD9080RHBT require an external clock or memory to operate?
No, the UCD9080RHBT operates autonomously without external clock or memory components. Its internal oscillator - calibrated via the ROSC pin with a 100-kΩ pullup to VCC - generates timing for 50-µs sampling intervals and sequencer events. Configuration parameters are stored in on-chip nonvolatile memory with 100-year retention, eliminating the need for external EEPROM or battery-backed RAM. This self-contained architecture simplifies BOM and improves robustness in harsh environments where external components may fail.
How does the UCD9080RHBT handle brownout conditions during operation?
The UCD9080RHBT incorporates a dedicated brownout detection circuit that monitors VCC and triggers a full device reset when voltage drops below 1.71 V (V(B_IT–)), with 70–180 mV hysteresis to prevent chatter. Upon detection, all EN and GPO outputs enter high-impedance input mode for ~4–5 ms, then re-execute the configured sequencing routine. This behavior is hardware-enforced and independent of I²C communication - ensuring fail-safe recovery even if the host processor is unresponsive. The UCD9080RHBT's brownout response is validated across temperature and VCC ramp rates per SLVS692E specifications.
Can the UCD9080RHBT monitor voltage rails above 3.3 V?
Yes, the UCD9080RHBT can monitor rails exceeding 3.3 V using external resistor divider networks on MON1–MON8 inputs. The device's analog front end accepts 0–3.3 V, so dividers must scale higher voltages (e.g., 12 V, 5 V) to fit this range while maintaining ≤20-kΩ Thec source impedance to preserve the 20-kHz sampling rate. For example, a 12-V rail would use a 270-kΩ top resistor and 91-kΩ bottom resistor (3.3 V output at MON pin), with optional op-amp buffering if source impedance exceeds limits. Accuracy depends on divider tolerance and reference choice (±6.8 mV with external 3.3-V reference).
What I²C addressing options are supported by the UCD9080RHBT?
The UCD9080RHBT supports 16 unique 7-bit I²C slave addresses (0x60–0x6F) determined by the logic states of ADDR1–ADDR4 pins (EN8/ADDR1/GPO1, ADDR2/GPO2, ADDR3/GPO3, ADDR4/GPO4) sampled during device reset. External pullup/pulldown resistors must be used - no internal biasing is provided. After reset, these pins become configurable GPOs, allowing dynamic reuse without address conflict. The UCD9080RHBT does not support I²C general-call (0x00) or 10-bit addressing, and its standard-mode interface operates from 10 kHz to 100 kHz per SMBus v2.0 timing requirements.
UCD9080RHBT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Sequencer
- Number of Voltages Monitored:
- 8
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- -
- Reset:
- Active High/Active Low
- Reset Timeout:
- 2µs Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-VQFN (5x5)
UCD9080RHBT FAQ
1.How can I place an order for UCD9080RHBT through Aetrix?
Please submit a Request for Quotation (RFQ) for UCD9080RHBT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCD9080RHBT reliable?
The price and inventory of UCD9080RHBT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCD9080RHBT is usually 5 days.
3.What payment methods are accepted for UCD9080RHBT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCD9080RHBT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCD9080RHBT?
UCD9080RHBT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCD9080RHBT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCD9080RHBT?
For technical support, including UCD9080RHBT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCD9080RHBT requirements.
6.How does Aetrix verify that UCD9080RHBT is sourced from the original manufacturer or authorized distributors?
All UCD9080RHBT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCD9080RHBT meets industry standards.
7.What is the process for return or replacement of UCD9080RHBT?
All UCD9080RHBT units undergo pre-shipment inspection (PSI). If there is an issue with UCD9080RHBT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCD9080RHBT part is unused and in its original packaging.
Return procedure for UCD9080RHBT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCD9080RHBT Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

