Texas Instruments UCD9080RHBTG4
- Part No.:
- UCD9080RHBTG4
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
UCD9080RHBTG4.pdf
- Description:
- IC SUPERVISOR 8 CHANNEL 32VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,079
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCD9080RHBTG4 from Texas Instruments is an 8-channel digital power-supply sequencer and monitor IC designed for precise control of voltage rail startup, shutdown, and fault response in complex systems. It operates from a single 3.3-V supply, samples rails every 50 µs with 3.2-mV resolution, supports I²C configuration, and delivers four configurable digital outputs for reset or status signaling - deployed in telecom switches, servers, and networking equipment.
For engineers reviewing the UCD9080RHBTG4 datasheet, UCD9080RHBTG4 pinout, UCD9080RHBTG4 application, or UCD9080RHBTG4 equivalent, key selection considerations include per-rail sequencing logic (time- or parent-rail-triggered), under/overvoltage threshold programmability, rail-dependent shutdown behavior, and compatibility with 3.3-V microcontroller I/O interfaces.
Technical Context
The UCD9080RHBTG4 integrates a 10-bit SAR ADC, I²C slave interface (7-bit address 0x60–0x6F), and programmable sequencing engine that supports three enable trigger modes: fixed delay, parent-rail regulation window, or parent-rail voltage threshold. Each of the eight MON inputs accepts rail voltages via external dividers, with internal 2.5-V or external 3.3-V reference selection affecting sampling accuracy.
Rail monitoring includes sustained UV/OV detection, glitch capture with timestamping, and configurable alarm responses (log, ignore, retry, or sequence-based shutdown). All eight ENx outputs and four GPOs (multiplexed with ADDR pins) support active-high/low polarity and are driven as Schmitt-trigger outputs during normal operation but revert to Schmitt-trigger inputs during RESET for safe default state handling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 3.0–3.6 V - powers internal logic, ADC, and I²C interface without external regulators |
| Rail Monitoring Resolution | 3.2 mV - enables accurate detection of ±1% deviations on 3.3-V rails using internal 2.5-V reference |
| Sampling Rate | 20 kHz - ensures sub-50-µs update interval for real-time rail health assessment |
| I²C Interface | Standard-mode (10–100 kHz), 7-bit address - compatible with TI C2000™, TMS320™ DSPs, and common MCU I/O |
| ADC Reference Options | Internal 2.5 V (±17.4 mV accuracy) or external VCC (±6.8 mV accuracy) - trade-off between precision and simplicity |
| Digital Outputs | 8 ENx + 4 GPOs (ADDR1–4), Schmitt-trigger I/O - supports active-high/low rail enables and system-level reset signals |
| Configuration Retention | 100 years - nonvolatile storage of sequencer timing, thresholds, dependencies, and alarm actions |
Pinout & Package
The UCD9080RHBTG4 is housed in a 32-pin QFN package (RHB) with 0.5-mm pitch, exposed thermal pad, and RoHS-compliant finish. Pin 1 is located at bottom-left corner when marking side faces up; pin numbering proceeds counterclockwise.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VSS (1) | Ground reference | Primary analog/digital return path; must be low-inductance connection to system ground plane |
| XIN (3) | Oscillator input | Internally tied to VCC; no external crystal required - enables internal oscillator for timing |
| RST (5) | Reset input | Active-low asynchronous reset; drives all ENx/GPOx into high-impedance state for ~4–5 ms |
| MON1–MON8 (6–8, 9, 15–16, 18–19) | Analog voltage monitor inputs | High-impedance inputs (±50 nA leakage); require ≤20-kΩ source impedance for full 20-kHz sampling rate |
| EN1–EN7 (10–14, 23–24) | Rail enable outputs | Configurable active-high/low digital outputs controlling DC/DC converter enables or LDO ON pins |
| EN8/ADDR1/GPO1 (25) | Multiplexed terminal | Functions as rail 8 enable, I²C address bit A1, or general-purpose output - not simultaneously |
| ADDR2–ADDR4/GPO2–GPO4 (26–28) | I²C address / GPO | Set I²C address during RESET; repurposed as sequenced GPOs after initialization |
| SCL/SDA (21–22) | I²C bus interface | Bidirectional open-drain lines requiring 3.3-V pullups; support standard-mode timing only |
| ROSC (32) | Oscillator frequency adjust | 100-kΩ pullup to VCC sets nominal 100-kHz internal clock for rail sampling and sequencing |
Key Features
| Feature | Design Value |
|---|---|
| Per-rail sequencing logic | Three independent trigger modes (fixed delay, parent-rail regulation, parent-rail voltage threshold) enable flexible power-up trees without external logic |
| Rail-dependent shutdown | Each monitored rail can disable user-defined dependent rails/GPOs on sustained UV/OV or startup failure - prevents cascading faults |
| Timestamped alarm logging | Records time-of-occurrence for under/overvoltage glitches and sustained errors - critical for field failure root-cause analysis |
| Configurable GPO polarity | GPO1–GPO4 support active-high or active-low drive, matching diverse reset circuit requirements across ASICs, FPGAs, and processors |
| No external memory or clock | Self-contained operation with integrated oscillator and nonvolatile configuration storage - reduces BOM count and layout complexity |
Applications
| Telecom Switch Power Management | Server Board Sequencing |
|---|---|
Use Scenario: Managing startup order and fault response across 12+ voltage rails in carrier-grade Ethernet switches with hot-swap capability. IC Role / Device Role / Timing Role: Centralized sequencer enforcing strict enable/disable timing between core, I/O, PHY, and management rails; monitors for rail collapse during line-card insertion. Use Value: Prevents latch-up and inrush current overload by enforcing inter-rail delays and disabling downstream rails upon upstream fault detection. | Use Scenario: Coordinating power-up of CPU, memory, PCIe, and BMC rails on dual-socket server motherboards with multi-phase VRMs. IC Role / Device Role / Timing Role: Primary sequencing controller interfacing with BMC over I²C; triggers rail enables based on BIOS POST progress and thermal status. Use Value: Enables deterministic boot sequences and graceful shutdown on thermal trip or VRM fault - reducing mean time to repair (MTTR). |
| Networking Equipment Supervision | Test Equipment Power Control |
Use Scenario: Monitoring and protecting 48-V backplane-derived rails in modular routers with pluggable line cards and fabric modules. IC Role / Device Role / Timing Role: Real-time rail supervisor detecting fast transients (<100 µs) and initiating controlled shutdown before damage occurs. Use Value: Achieves <50-µs response to overvoltage events on sensitive SerDes supplies - meeting ITU-T K.20 surge immunity requirements. | Use Scenario: Controlling power sequencing and fault isolation in automated test equipment (ATE) with multiple DUT power domains and calibration references. IC Role / Device Role / Timing Role: Sequencer and monitor ensuring DUT power rails meet specification before test execution; logs rail deviations for calibration traceability. Use Value: Provides timestamped rail data for ISO/IEC 17025 compliance reporting and eliminates false test failures due to marginal power delivery. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power-supply sequencing applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCD90120ARGCT | 12-rail capacity, higher-resolution ADC (12-bit), integrated EEPROM, supports PMBus v1.2 | Targets high-density systems requiring >8 rails or PMBus ecosystem integration | Select when scaling beyond 8 rails or needing PMBus command set compatibility |
| TPS659122ZQWR | Integrated PMIC with buck/boost converters, 6 sequenced rails, 3.3-V I/O, but no timestamped logging | Best suited for space-constrained designs where power conversion and sequencing are co-located | Choose when combining regulation and sequencing in one package outweighs need for rail-specific alarm timestamps |
Compared with UCD9080RHBTG4, UCD90120ARGCT offers greater scalability and protocol flexibility at higher cost and complexity, while TPS659122ZQWR trades monitoring depth and configurability for integration density - making UCD9080RHBTG4 optimal for discrete, high-fidelity sequencing in established 8-rail architectures.
Availability
UCD9080RHBTG4 is available at Aetrix Electronics and suitable for telecom switches, server boards, and networking equipment requiring stable component supply, long-term lifecycle assurance, and consistent parametric performance across production lots.
Supply support for UCD9080RHBTG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions for industrial, automotive, and communications markets.
The UCD9080RHBTG4 belongs to TI's UCD power-management IC family, engineered specifically for high-reliability, multi-rail sequencing and monitoring in infrastructure equipment where deterministic power-up, fault containment, and field-serviceable diagnostics are mandatory.
FAQ
What is the primary function of the UCD9080RHBTG4 in a power system?
The UCD9080RHBTG4 serves as an 8-channel digital power-supply sequencer and monitor. Its core function is to enforce precise startup/shutdown timing across multiple voltage rails, detect undervoltage/overvoltage conditions with timestamped logging, and execute configurable responses - including rail-dependent shutdown and GPO assertion. The UCD9080RHBTG4 does not regulate voltage itself but controls external DC/DC converters and LDOs via its ENx outputs.
Does the UCD9080RHBTG4 require an external clock or memory to operate?
No, the UCD9080RHBTG4 operates autonomously without external clock or memory components. It uses an internal oscillator adjusted by the ROSC pin (100-kΩ pullup to VCC) and stores all configuration parameters in nonvolatile memory with 100-year retention. This eliminates BOM additions and simplifies layout - a key design advantage confirmed in the SLVS692E datasheet.
How does the UCD9080RHBTG4 handle I²C address configuration?
The UCD9080RHBTG4 samples the logic states of ADDR1–ADDR4 (pins EN8/ADDR1/GPO1, ADDR2/GPO2, ADDR3/GPO3, ADDR4/GPO4) during device RESET to determine its 7-bit I²C address (0x60–0x6F). External pullup/pulldown resistors are required - the device has no internal bias. After RESET completes, those same pins become configurable GPOs, enabling dynamic reuse without additional GPIOs.
Can the UCD9080RHBTG4 monitor voltage rails above 3.3 V?
Yes, the UCD9080RHBTG4 can monitor rails exceeding 3.3 V using external resistor divider networks on MON1–MON8 inputs. However, the source impedance of the divider must remain below 20 kΩ to maintain the full 20-kHz sampling rate. For rails >3.3 V, the external VCC (3.3 V) reference is used, yielding ±6.8 mV absolute accuracy - verified in the Electrical Characteristics table of SLVS692E.
What happens to ENx and GPO pins during a UCD9080RHBTG4 RESET event?
During RESET - triggered by RST pin assertion, power-on, brownout, or rail-alarm event - all ENx and GPO pins revert to Schmitt-trigger inputs with defined threshold voltages (VIT+ = 1.5–1.9 V, VIT– = 0.9–1.3 V). This ensures predictable default states regardless of external rail sequencing, preventing unintended enable signals. The UCD9080RHBTG4 remains in this state for ~4–5 ms before reasserting configured outputs.
UCD9080RHBTG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Type:
- Sequencer
- Number of Voltages Monitored:
- 8
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- -
- Reset:
- Active High/Active Low
- Reset Timeout:
- 2µs Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-VQFN (5x5)
UCD9080RHBTG4 FAQ
1.How can I place an order for UCD9080RHBTG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for UCD9080RHBTG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCD9080RHBTG4 reliable?
The price and inventory of UCD9080RHBTG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCD9080RHBTG4 is usually 5 days.
3.What payment methods are accepted for UCD9080RHBTG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCD9080RHBTG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCD9080RHBTG4?
UCD9080RHBTG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCD9080RHBTG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCD9080RHBTG4?
For technical support, including UCD9080RHBTG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCD9080RHBTG4 requirements.
6.How does Aetrix verify that UCD9080RHBTG4 is sourced from the original manufacturer or authorized distributors?
All UCD9080RHBTG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCD9080RHBTG4 meets industry standards.
7.What is the process for return or replacement of UCD9080RHBTG4?
All UCD9080RHBTG4 units undergo pre-shipment inspection (PSI). If there is an issue with UCD9080RHBTG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCD9080RHBTG4 part is unused and in its original packaging.
Return procedure for UCD9080RHBTG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCD9080RHBTG4 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

