Texas Instruments UCD9090RGZT
- Part No.:
- UCD9090RGZT
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
UCD9090RGZT.pdf
- Description:
- IC SUPERVISOR 10 CHANNEL 48VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:579
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCD9090RGZT from Texas Instruments is a 10-rail PMBus/I²C-addressable power-supply sequencer and monitor featuring a 12-bit ADC (2.5 V ±0.5% internal reference), 400 μs per-rail sampling, closed-loop margining for all 10 rails, and support for ACPI-compliant pin-selected rail states. It enables precise sequencing, real-time fault logging, and system-level health reporting in multi-rail server and telecom power systems.
For engineers reviewing the UCD9090RGZT datasheet, UCD9090RGZT pinout, UCD9090RGZT application, or UCD9090RGZT equivalent, this device delivers deterministic timing control across up to 10 voltage domains, programmable undervoltage/overvoltage thresholds per rail, nonvolatile fault logging with timestamps, and dual-mode control via PMBus or GPIO-based Boolean logic.
Technical Context
The UCD9090RGZT integrates a 12-bit SAR ADC with 0–2.5 V input range (MON1–MON10) and 0.2–2.5 V range (MON11), sampling all monitored rails every 400 μs. Its sequencing engine supports time-, rail-, and pin-based dependencies with configurable on/off delays and POWER_GOOD validation windows.
It provides two PWM subsystems: eight FPWM outputs (15.26 kHz–125 MHz) for high-frequency margining/synchronization, and two GPI-configurable PWMs (0.93 Hz–7.81 MHz) for low-speed control. All 23 GPIOs are software-reconfigurable as inputs, outputs, or PWMs, with Boolean logic builders enabling state-driven GPO responses to faults, warnings, or POWER_GOOD signals.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Monitored Rails | 10 independent voltage rails, each with dedicated analog monitor input (MON1–MON10) and programmable UV/OV warning/fault thresholds. |
| ADC Resolution & Accuracy | 12-bit SAR ADC with ±0.5% internal 2.5 V reference (0°C–125°C), enabling ±12.2 mV absolute voltage measurement accuracy at 2.5 V full scale. |
| Sampling Rate | All 10 rails sampled every 400 μs - ensures sub-millisecond visibility into transient rail behavior during startup, fault, or margining events. |
| Margining Capability | Closed-loop margining on all 10 rails using FPWM outputs; supports trimming ±5% of nominal VOUT with user-defined margin-high/low thresholds. |
| PMBus Compliance | Fully compliant with PMBus v1.1; supports standard commands plus TI-specific MFR_SPECIFIC commands for sequencing, logging, and Boolean logic configuration. |
| Nonvolatile Storage | On-chip flash stores configuration, fault logs (up to 30 entries with timestamps), peak values, and reset counters - retains data for ≥100 years at 25°C. |
| Operating Temperature | –40°C to +110°C ambient; junction temperature rated to 125°C - validated for industrial and telecom base station environments. |
Pinout & Package
UCD9090RGZT is housed in a 48-pin VQFN package (7.0 mm × 7.0 mm) with exposed thermal pad tied to ground. The package supports high-density PCB layouts and efficient thermal dissipation in multi-rail power management applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| MON1–MON10 | Analog monitor input | 10 dedicated 0–2.5 V inputs for direct connection to DC-DC feedback nodes or resistor dividers; enable simultaneous monitoring of up to 10 rails. |
| FPWM1–FPWM8 | High-frequency PWM output / GPIO | Eight reconfigurable pins supporting 15.26 kHz–125 MHz PWM for closed-loop margining or clock synchronization of external SMPS controllers. |
| PMBus_CLK / PMBus_DATA | PMBus interface bus | Open-drain I²C-compatible bidirectional interface (100/400 kHz) for configuration, telemetry, and fault reporting to host controller. |
| PMBus_ALERT | Active-low interrupt output | Open-drain alert signal asserted when fault/warning condition occurs - enables immediate host intervention without polling. |
| GPIO1–GPIO23 | Configurable digital I/O | 23 pins supporting GPI, GPO, or PWM modes; up to 8 GPIs feed Boolean logic builder to drive up to 10 GPOs with state-machine or combinational logic. |
Key Features
| Feature | Design Value |
|---|---|
| 10-rail sequencing with dependency logic | Enables complex power-up/down sequences based on time, rail status (POWER_GOOD), or external GPIO triggers - critical for FPGA/CPU core + I/O rail ordering. |
| Nonvolatile fault logging with timestamps | Stores up to 30 fault events (e.g., OV/UV, thermal warning) with millisecond-resolution timestamps in on-chip flash - accelerates field failure root-cause analysis. |
| Pin-selected rail states (ACPI mode) | Uses up to 3 GPIs to define 8 discrete rail configurations (e.g., active, sleep, deep-sleep), directly implementing S0–S5 states per ACPI specification. |
| Multi-phase PWM clock generator | Generates synchronized clocks (15.26 kHz–125 MHz) across FPWM outputs - eliminates phase skew between multiple SMPS controllers in distributed power architectures. |
| Boolean logic builder for GPOs | Each of 10 GPOs can be driven by custom logic combining GPIs, POWER_GOOD flags, fault signals, and other GPOs - replaces external PLD logic in system health management. |
Applications
| Server Power Management | Telecom Line Card Sequencing |
|---|---|
|
Use Scenario: Sequencing and monitoring 10+ voltage rails (12 V, 3.3 V, 1.8 V, 0.8 V) for CPU, memory, PCIe, and PHY in 1U/2U rack servers. IC Role / Device Role / Timing Role: Centralized sequencer enforcing strict turn-on order (e.g., 12 V → 3.3 V → 1.8 V → 0.8 V), validating POWER_GOOD before enabling next stage, and logging OV faults on 12 V auxiliary supply. Use Value: Prevents latch-up and damage during hot-swap or cold-start; enables automated BIOS-level fault reporting via PMBus to BMC. |
Use Scenario: Coordinating power delivery to DSP, FPGAs, SerDes, and analog front-end ICs on high-density telecom line cards with strict timing margins. IC Role / Device Role / Timing Role: Dual-role device acting as both sequencer (enabling 3.3 V analog supply before 1.2 V core) and real-time monitor (detecting 5% OV on 3.3 V rail within 400 μs). Use Value: Eliminates need for discrete supervisors and timers; reduces BOM count while enabling dynamic margining during production test. |
| Industrial PLC Power Control | Storage System Health Monitoring |
|
Use Scenario: Managing isolated 24 V, 5 V, and 3.3 V rails in programmable logic controllers operating in harsh industrial environments (–40°C to +85°C). IC Role / Device Role / Timing Role: Fault-resilient sequencer with watchdog timer and cascaded reset propagation - asserts SYSTEM_RESET if any rail fails POWER_GOOD validation after 100 ms. Use Value: Ensures deterministic fail-safe behavior; nonvolatile logging captures intermittent brownouts for predictive maintenance. |
Use Scenario: Monitoring voltage, temperature, and current on SAS/SATA backplane supplies and NVMe SSD rails in enterprise storage enclosures. IC Role / Device Role / Timing Role: Multi-rail monitor feeding telemetry (rail voltages, peak values, fault history) to storage controller over PMBus for SMART diagnostics and thermal throttling decisions. Use Value: Enables firmware-based power health analytics without adding external ADCs or microcontrollers - reduces system latency and cost. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power-supply sequencing and monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCD90120ARGCT | 12-rail capability, higher pin count (64-pin VQFN), adds JTAG boundary scan and enhanced GPIO count (32 total); same 400 μs sampling rate and PMBus v1.1 compliance. | Targeted at larger systems requiring >10 rails or JTAG-based board-level test integration - not drop-in compatible due to package and pinout differences. | Select UCD90120ARGCT only when expanding beyond 10 rails or requiring JTAG debug access; UCD9090RGZT remains optimal for cost-sensitive 10-rail deployments. |
| LM25066AIPWR | Single-rail PMBus hot-swap controller with integrated 12-bit ADC, current sensing, and overcurrent protection - lacks sequencing, multi-rail monitoring, or margining. | Designed for point-of-load protection (e.g., 12 V hot-swap insertion), not system-level sequencing; requires external logic for multi-rail coordination. | Use LM25066AIPWR for individual rail protection where sequencing is handled elsewhere; UCD9090RGZT provides integrated control for full-system power architecture. |
Compared with UCD90120ARGCT, UCD9090RGZT offers identical sequencing precision and fault logging in a smaller 48-pin footprint - ideal for space-constrained 10-rail designs. Against LM25066AIPWR, it delivers comprehensive multi-rail orchestration rather than single-rail protection, eliminating external coordination logic.
Availability
UCD9090RGZT is available at Aetrix Electronics and suitable for server motherboard design, telecom line card development, and industrial PLC power subsystems requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for UCD9090RGZT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in high-reliability power system solutions.
The UCD9090RGZT belongs to TI's Fusion Digital Power™ sequencer family, engineered specifically for deterministic, PMBus-managed power sequencing and health monitoring in mission-critical computing and communications infrastructure.
FAQ
What is the maximum number of voltage rails the UCD9090RGZT can monitor and sequence?
The UCD9090RGZT monitors and sequences up to 10 independent voltage rails. Each rail is assigned a dedicated analog monitor input (MON1–MON10), supports programmable undervoltage and overvoltage thresholds, and participates in time- or dependency-based sequencing. MON11 is an additional analog input but is not counted toward the 10-rail sequencing limit.
Does the UCD9090RGZT support closed-loop voltage margining, and how is it implemented?
Yes, the UCD9090RGZT supports closed-loop margining on all 10 rails using its eight FPWM outputs (FPWM1–FPWM8). These outputs generate high-frequency PWM signals that interface with external DC-DC converter margining pins (e.g., TRIM or REF_IN), adjusting output voltage to match user-defined margin-high and margin-low thresholds in real time.
How does the UCD9090RGZT handle fault logging and retention?
The UCD9090RGZT stores up to 30 fault events (e.g., overvoltage, undervoltage, thermal warning) with timestamps in on-chip nonvolatile flash memory. Data retention exceeds 100 years at 25°C, and fault entries include rail identifier, timestamp, threshold violation type, and associated system state - enabling robust post-failure diagnostics without external memory.
Can the UCD9090RGZT operate without a PMBus host controller?
Yes, the UCD9090RGZT supports fully autonomous operation using pin-based control. Up to 8 GPIOs can be configured as GPIs to drive Boolean logic that controls up to 10 GPOs - enabling ACPI-compliant rail state selection, fault shutdown, or reset generation without PMBus communication or host intervention.
What package and thermal characteristics define the UCD9090RGZT's layout requirements?
The UCD9090RGZT uses a 48-pin VQFN package (7.0 mm × 7.0 mm) with an exposed thermal pad. Its thermal metrics include RθJA = 25°C/W and RθJB = 5.5°C/W, requiring a minimum 4-layer PCB with dedicated ground plane and thermal vias under the pad to maintain junction temperature ≤125°C at full load and 110°C ambient.
UCD9090RGZT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 48-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Sequencer
- Number of Voltages Monitored:
- 10
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- -
- Reset:
- Active Low
- Reset Timeout:
- 2µs Minimum
- Operating Temperature:
- -40°C ~ 110°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-VQFN (7x7)
UCD9090RGZT FAQ
1.How can I place an order for UCD9090RGZT through Aetrix?
Please submit a Request for Quotation (RFQ) for UCD9090RGZT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCD9090RGZT reliable?
The price and inventory of UCD9090RGZT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCD9090RGZT is usually 5 days.
3.What payment methods are accepted for UCD9090RGZT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCD9090RGZT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCD9090RGZT?
UCD9090RGZT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCD9090RGZT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCD9090RGZT?
For technical support, including UCD9090RGZT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCD9090RGZT requirements.
6.How does Aetrix verify that UCD9090RGZT is sourced from the original manufacturer or authorized distributors?
All UCD9090RGZT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCD9090RGZT meets industry standards.
7.What is the process for return or replacement of UCD9090RGZT?
All UCD9090RGZT units undergo pre-shipment inspection (PSI). If there is an issue with UCD9090RGZT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCD9090RGZT part is unused and in its original packaging.
Return procedure for UCD9090RGZT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCD9090RGZT Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

