My Inquiry
My Account
NXP Semiconductors UDA1338H/N1,518
- Part No.:
- UDA1338H/N1,518
- Manufacturer:
- NXP Semiconductors
- Category:
- CODECS
- Package:
- 44-QFP
- Datasheet:
-
UDA1338H/N1,518.pdf
- Description:
- IC AUDIO CODER/DECODER 44QFP
- Quantity:
- Payment:
- Shipping:
Inventory:2,639
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UDA1338H/N1,518 from NXP Semiconductors is a multichannel audio codec IC integrating four stereo-capable analog-to-digital converters (ADCs) and six differential digital-to-analog converters (DACs), supporting 24-bit I²S/MSB/LSB data formats, DSD playback mode, and L3/I²C control. It delivers 107 dB SNR (DAC, A-weighted), −100 dB THD+N at 0 dBFS, and operates across 16–200 kHz sampling rates for audio DACs, making it suitable for 5.1-channel home theater AV receivers.
For engineers reviewing the UDA1338H/N1,518 datasheet, UDA1338H/N1,518 pinout, UDA1338H/N1,518 application, or UDA1338H/N1,518 equivalent, this page provides verified technical context on multichannel ADC/DAC timing alignment, differential output drive capability, DSD-to-PCM conversion path, and dual-bus (L3/I²C) register-level control - all critical for surround-sound system integration and audio subsystem validation.
Technical Context
The UDA1338H/N1,518 implements bitstream conversion with a 3rd-order noise shaper (128fs or 64fs) for DACs and two-stage decimation filters (8× + 2×2×2) for audio ADCs, achieving >135 dB dynamic range. Its slave-mode architecture requires external SYSCLK (256fs–768fs) and supports independent sampling clocks for audio ADC (16–100 kHz), voice ADC (7–50 kHz), and DAC (16–200 kHz).
Digital signal processing includes channel-independent logarithmic volume control, programmable de-emphasis (32/44.1/48/96 kHz), soft/quick mute, and polarity inversion-all accessible via L3-bus (MCCLK/MCDATA/MCMODE) or I²C-bus (SCL/SDA/QMUTE). The device features separate power domains (VDDA(AD), VDDA(DA), VDDD) and integrated high-pass DC cancellation in ADC paths.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ADC Channels | 4 single-ended audio inputs (2 stereo pairs) + 1 single-ended voice input; each audio channel has PGA gain 0–24 dB in 3 dB steps |
| DAC Channels | 6 differential outputs (3 stereo pairs); supports sharp or soft roll-off interpolation filter selection |
| SNR (DAC) | 107–114 dB (A-weighted, code = 0); enables high-fidelity analog output without external post-filtering |
| THD+N (DAC) | −100 dB at 0 dBFS (differential mode); ensures low distortion in powered speaker or headphone driver stages |
| Sampling Ranges | Audio ADC: 16–100 kHz; Voice ADC: 7–50 kHz; Audio DAC: 16–200 kHz (192 kHz mode halves oversampling ratio) |
| Digital Interfaces | I²S, MSB-justified (≤24 bits), LSB-justified (16/20/24 bits), and 4–6-channel multichannel modes; supports DSD 2.8224 MHz input → 88.2 kHz PCM |
| Supply Voltages | VDDA(AD)/VDDA(DA)/VDDD = 2.7–3.6 V; 5 V tolerant digital inputs; separate analog/digital ground pins (VSSA(AD), VSSA(DA), VSSD) |
Pinout & Package
UDA1338H/N1,518 is housed in a 44-pin plastic quad flat package (QFP44, SOT307-2), measuring 10 × 10 × 1.75 mm with 1.3 mm lead length. The package supports standard surface-mount reflow and provides dedicated analog/digital supply and ground pins for noise isolation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VINL1, VINR1, VINL2, VINR2, VVOICE | Analog inputs | Single-ended audio (2 stereo pairs) and voice channels; each audio input accepts up to 900 mV RMS with internal PGA |
| VOUT1P–VOUT6P / VOUT1N–VOUT6N | Differential DAC outputs | 6 fully differential outputs (3 stereo pairs); support 2.0 V RMS output at 0 dBFS into 22 kΩ load |
| DATAAD1–2, DATADA1–3, WSDA, BCKDA, WSAD, BCKAD, DATAV, WSV, BCKV | Digital audio interface signals | Supports multichannel I²S/MSB/LSB formats; DATADA1 carries DAC ch1/ch2, DATADA2 ch3/ch4, DATADA3 ch5/ch6 |
| MCMODE, MCCLK, MCDATA, I2C_L3 | Control interface | L3-bus (I2C_L3 = LOW) or I²C-bus (I2C_L3 = HIGH); MCMODE serves as QMUTE in I²C mode |
| VDDA(AD), VDDA(DA), VDDD, VSSA(AD), VSSA(DA), VSSD | Power and ground | Independent analog supplies for ADC/DAC sections and shared digital supply; strict separation prevents crosstalk |
Key Features
| Feature | Design Value |
|---|---|
| DSD playback mode | Accepts native 2.8224 MHz DSD stream and converts to 88.2 kHz multibit PCM with analog output-enables SACD-compatible playback without external demodulation |
| Channel-independent volume control | Digital logarithmic volume adjustment per DAC channel via L3/I²C; eliminates need for external analog potentiometers or PGA ICs |
| Programmable de-emphasis | Hardware-supported de-emphasis at 32/44.1/48/96 kHz; reduces high-frequency boost in legacy CD/DVD audio streams |
| Dual-format ADC interface | Simultaneous support for stereo audio ADC (4-channel) and mono voice ADC (1-channel), each with independent clocking and gain control |
| Dynamic Element Matching (DEM) | Integrated DEM scrambler and DC current compensation in SDAC architecture; suppresses data-dependent distortion in 6-channel differential outputs |
Applications
| Home Theater AV Receiver | Surround Sound Media Player |
|---|---|
|
Use Scenario: 5.1-channel decoding and analog output for HDMI/SPDIF source inputs in compact AV receivers. IC Role / Device Role / Timing Role: Central multichannel audio codec handling simultaneous ADC capture (microphone array) and DAC playback (front/rear/center/sub) with synchronized sample clocks. Use Value: Eliminates need for multiple discrete codecs; 107 dB SNR and −100 dB THD+N ensure studio-grade fidelity across all six channels. |
Use Scenario: High-resolution audio playback from networked storage with DSD support in streaming media players. IC Role / Device Role / Timing Role: DSD-to-PCM converter and multibit DAC engine; receives 2.8224 MHz DSD over I²S and outputs analog stereo via differential outputs. Use Value: Native SACD compatibility without external FPGA or DSP; sharp-roll-off filter preserves transient response in high-res content. |
| Professional Audio Mixer | Automotive Infotainment Head Unit |
|
Use Scenario: Input monitoring and analog summing in compact digital mixers with mic/line inputs and headphone output. IC Role / Device Role / Timing Role: Dual-role codec: ADC front-end for 4 analog line/mic inputs (with PGA), DAC back-end for stereo monitor/headphone output. Use Value: Integrated high-pass DC cancellation and 24-bit resolution enable clean gain staging without external AC coupling caps. |
Use Scenario: Audio subsystem in automotive head units requiring voice command capture and multi-zone audio playback. IC Role / Device Role / Timing Role: Concurrent voice ADC (7–50 kHz, LNA + digital gain) and 6-channel DAC playback (16–200 kHz) with independent clock domains. Use Value: Single-chip solution reduces BOM count and PCB area; 5 V tolerant digital inputs simplify interface with automotive MCU GPIOs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multichannel audio codec applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AK4118VN | 4-channel ADC / 8-channel DAC; supports TDM up to 32 channels; no DSD mode; 102 dB DAC SNR | Better suited for TDM-based automotive or broadcast systems requiring >6 DAC channels | Select AK4118VN when expanding beyond 6 DAC outputs or requiring TDM bus compatibility over I²S/LSB/MSB |
| CS42888-CQZ | 8-channel ADC / 8-channel DAC; integrated PLL; 114 dB DAC SNR; supports 384 kHz sampling; no voice ADC path | Targeted at high-end pro-audio interfaces needing ultra-low jitter and higher sampling rates | Choose CS42888-CQZ when system demands >200 kHz DAC sampling or embedded PLL simplifies clock tree design |
Compared with UDA1338H/N1,518, AK4118VN offers greater channel count but lacks DSD support and voice ADC functionality, while CS42888-CQZ delivers superior SNR and sampling flexibility but omits dedicated voice capture circuitry - making UDA1338H/N1,518 optimal for cost-sensitive, DSD-enabled 5.1-channel consumer AV systems.
Availability
UDA1338H/N1,518 is available at Aetrix Electronics and suitable for home theater AV receivers, surround sound media players, professional audio mixers, and automotive infotainment head units requiring stable component supply and long-term production continuity.
Supply support for UDA1338H/N1,518 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company specializing in secure connectivity solutions for automotive, industrial, and consumer applications, with leadership in audio processing IP and mixed-signal SoCs.
The UDA1338H/N1,518 belongs to NXP's legacy multichannel audio codec product line, designed specifically for cost-effective, high-fidelity surround-sound systems requiring integrated ADC/DAC, DSD playback, and flexible digital audio interface support.
FAQ
What is the maximum sampling frequency supported by the UDA1338H/N1,518 DAC?
The UDA1338H/N1,518 DAC supports audio sampling frequencies up to 200 kHz. This includes operation in 192 kHz sampling mode, which halves the internal oversampling ratio while maintaining full 24-bit resolution and noise-shaping performance. The DAC achieves −100 dB THD+N and 107 dB SNR at 0 dBFS under these conditions, enabling high-resolution playback in demanding consumer audio applications.
Does the UDA1338H/N1,518 support DSD playback, and how is it implemented?
Yes, the UDA1338H/N1,518 supports native DSD playback: it accepts 2.8224 MHz DSD input via the BCKAD/WSAD/DATAAD1 interface and internally converts it to 88.2 kHz multibit PCM before DAC processing. This path bypasses the standard decimation chain and uses dedicated DSD-mode interpolation and noise shaping, enabling SACD-compatible analog output without external demodulation hardware.
How many analog input and output channels does the UDA1338H/N1,518 provide?
The UDA1338H/N1,518 provides five analog inputs: four single-ended audio inputs (VINL1/VINR1/VINL2/VINR2) configured as two stereo pairs, plus one single-ended voice input (VVOICE). It delivers six differential analog outputs (VOUT1P/N through VOUT6P/N), arranged as three stereo pairs - sufficient for full 5.1-channel surround sound with discrete subwoofer output.
Can the UDA1338H/N1,518 operate with different sampling rates for ADC and DAC simultaneously?
Yes, the UDA1338H/N1,518 supports independent sampling rates: audio ADC operates from 16–100 kHz, voice ADC from 7–50 kHz, and DAC from 16–200 kHz. Clock domains are isolated via SYSCLK, WSAD, WSDA, and BCKV/BCKDA inputs, allowing concurrent multirate operation - essential for voice-triggered audio systems where microphone and playback paths run at different rates.
What control interfaces does the UDA1338H/N1,518 support, and how are they selected?
The UDA1338H/N1,518 supports both L3-bus and I²C-bus microcontroller interfaces. Selection is controlled by the logic level on pin I2C_L3: LOW configures L3-bus mode (using MCCLK/MCDATA/MCMODE), HIGH enables I²C mode (using MCCLK as SCL, MCDATA as SDA, and MCMODE as QMUTE). All registers and functions are accessible identically in both modes.
UDA1338H/N1,518 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 44-QFP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Stereo Audio
- Data Interface:
- Serial
- Resolution (Bits):
- 24 b
- Number of ADCs / DACs:
- 5 / 6
- Sigma Delta:
- No
- S/N Ratio, ADCs / DACs (db) Typ:
- 100 / 114
- Dynamic Range, ADCs / DACs (db) Typ:
- -
- Voltage - Supply, Analog:
- 2.7V ~ 3.6V
- Voltage - Supply, Digital:
- 2.7V ~ 3.6V
- Operating Temperature:
- -20°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 44-PQFP (10x10)
UDA1338H/N1,518 FAQ
1.How can I place an order for UDA1338H/N1,518 through Aetrix?
Please submit a Request for Quotation (RFQ) for UDA1338H/N1,518 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UDA1338H/N1,518 reliable?
The price and inventory of UDA1338H/N1,518 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UDA1338H/N1,518 is usually 5 days.
3.What payment methods are accepted for UDA1338H/N1,518?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UDA1338H/N1,518 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UDA1338H/N1,518?
UDA1338H/N1,518 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UDA1338H/N1,518 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UDA1338H/N1,518?
For technical support, including UDA1338H/N1,518 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UDA1338H/N1,518 requirements.
6.How does Aetrix verify that UDA1338H/N1,518 is sourced from the original manufacturer or authorized distributors?
All UDA1338H/N1,518 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UDA1338H/N1,518 meets industry standards.
7.What is the process for return or replacement of UDA1338H/N1,518?
All UDA1338H/N1,518 units undergo pre-shipment inspection (PSI). If there is an issue with UDA1338H/N1,518, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UDA1338H/N1,518 part is unused and in its original packaging.
Return procedure for UDA1338H/N1,518:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UDA1338H/N1,518 Tags
-
NAU88C22YG
Nuvoton Technology Corporation
-
TLV320AIC3100IRHBR
Texas Instruments
-
DA7212-01UM2
Renesas
-
NAU8810YG
Nuvoton Technology Corporation
-
DA7218-00U32
Renesas
-
CMX655DQ6-TR1K
CML Micro
-
SGTL5000XNLA3
NXP Semiconductors
-
TLV320AIC3104IRHBR
Texas Instruments
-
MAX9867EWV+T
Analog Devices Inc./Maxim Integrated
-
MAX9860ETG+T
Analog Devices Inc./Maxim Integrated
-
TLV320AIC3106IRGZR
Texas Instruments
-
SGTL5000XNLA3R2
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
