My Inquiry
My Account
NXP Semiconductors UJA1075ATW/3V3,118
- Part No.:
- UJA1075ATW/3V3,118
- Manufacturer:
- NXP Semiconductors
- Category:
- Specialized
- Package:
- 32-TSSOP (0.240", 6.10mm Width) Exposed Pad
- Datasheet:
-
UJA1075ATW/3V3,118.pdf
- Description:
- IC INTFACE SPECIALIZED 32HTSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,328
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UJA1075ATW/3V3,118 from NXP Semiconductors is a high-speed CAN/LIN core System Basis Chip (SBC) integrating a 3.3 V/250 mA microcontroller voltage regulator (V1), a dedicated 5 V CAN transceiver regulator (V2), ISO 11898-2/5-compliant high-speed CAN transceiver, LIN 2.2A/SAE J2602-compliant transceiver, and SPI-configurable watchdog - deployed in automotive ECU power and communication subsystems for engine control and body electronics.
For engineers reviewing the UJA1075ATW/3V3,118 datasheet, UJA1075ATW/3V3,118 pinout, UJA1075ATW/3V3,118 application, or UJA1075ATW/3V3,118 equivalent, this page delivers verified functional partitioning, regulator accuracy (±2 %), bus fault tolerance (±58 V), wake-up source detection, and limp-home output behavior critical for ASIL-B–aligned ECU design and ISO 26262-compliant system startup sequencing.
Technical Context
The UJA1075ATW/3V3,118 implements a dual-regulator architecture: V1 supplies 3.3 V ±2 % at up to 250 mA to the MCU and peripherals, while V2 independently delivers stable 5 V to the integrated CAN transceiver - enabling EMC-optimized separation of digital and bus power domains. Its SPI interface (full-duplex, 16-bit) supports real-time register access for mode control, interrupt management, and watchdog configuration.
It features three operational states - Standby (V1 active, CAN/LIN in Lowpower/Off), Normal (V1/V2 configurable, CAN/LIN Active/Lowpower), and Sleep (V1/V2 off, ultra-low current) - with deterministic transitions triggered by CAN/LIN activity, local wake-up pins (WAKE1/WAKE2), or cyclic events. Overtemperature shutdown (Tth(act)otp) forces entry into Overtemp mode, asserting LIMP and RSTN to initiate fail-safe response.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| V1 Output Voltage | 3.3 V ±2 % - powers MCU and peripherals with tight regulation across load and temperature |
| V1 Max Current | 250 mA - scalable via external PNP transistor for thermal distribution on PCB |
| CAN Compliance | ISO 11898-2:2003 & ISO 11898-5:2006 - interoperable with TJA1042, supports 1 Mbps operation |
| LIN Compliance | LIN 2.2A & SAE J2602 - backward compatible to LIN 1.0, includes low-slope mode for EMC |
| Bus Fault Tolerance | ±58 V on CANH/CANL & LIN pins - withstands load dump and jump-start transients per ISO 7637-3 |
| ESD Protection | ±8 kV HBM, ±6 kV IEC 61000-4-2 on bus/wake-up pins - meets automotive robustness requirements |
| Package | HTSSOP32 (6.1 mm × 11 mm, 0.65 mm pitch, exposed pad) - optimized thermal resistance for under-hood use |
Pinout & Package
HTSSOP32 package with 32-pin thermal-enhanced layout; exposed die pad must be soldered to PCB ground for optimal thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| V1 | Main MCU supply output | 3.3 V regulated output; ±2 % accuracy; supports external PNP extension |
| V2 | CAN transceiver supply | Dedicated 5 V regulator; independent of V1, improves CAN EMC performance |
| RXDC / TXDC | CAN data interface | Digital signals between MCU CAN controller and integrated CAN transceiver |
| RXDL / TXDL | LIN data interface | Full-duplex LIN communication path; DLIN pin integrates termination diode |
| WAKE1 / WAKE2 | Local wake-up inputs | Analog wake-up detection with selectable 16 ms / 64 ms sampling via WBIAS |
| LIMP | Limp-home activation output | Active-Low open-drain output for triggering fail-safe hardware during critical faults |
| SPLIT | CAN common-mode stabilization | Drives external 47 Ω resistor to stabilize recessive bus level and reduce ringing |
| INTN | Interrupt notification | Open-drain output signaling V1/V2 undervoltage, wake-up, or cyclic events |
Key Features
| Feature | Design Value |
|---|---|
| Independent dual-regulator architecture | V1 (3.3 V) and V2 (5 V) operate separately - eliminates coupling noise between MCU and CAN bus domains |
| Configurable watchdog with on-chip oscillator | Window/Timeout/Off modes; 128 ms default period; clock source isolated from V1/V2 for reliability during brownout |
| Integrated LIN termination diode | DLIN pin provides internal diode for LIN bus termination - reduces external component count and board space |
| Safe system startup sequencing | Controlled power-on reset with programmable pulse width; ensures MCU initializes only after stable V1/V2 rails |
| Multi-source wake-up detection | Simultaneous wake-up via CAN/LIN bus activity or local WAKE1/WAKE2 inputs - enables flexible ECU sleep strategies |
Applications
| Engine Control Unit (ECU) | Body Control Module (BCM) |
|---|---|
Use Scenario: Centralized power and communication management for gasoline/diesel engine controllers requiring CAN-based sensor actuation and LIN-connected auxiliary devices. IC Role / Device Role / Timing Role: Core SBC providing regulated 3.3 V MCU supply, isolated 5 V CAN transceiver power, and synchronized wake-up/reset coordination between engine ECU and transmission controller. Use Value: Enables cranking operation down to 4.5 V VBAT while maintaining CAN/LIN connectivity and diagnostic reporting via SPI - meeting ISO 16750-2 cold-cranking requirements. | Use Scenario: Power domain control and sub-network bridging in vehicle body electronics, managing door modules, lighting, and HVAC via mixed CAN/LIN topology. IC Role / Device Role / Timing Role: System basis chip delivering 3.3 V to BCM microcontroller, powering LIN slaves (e.g., window lifters), and enabling remote flash programming over CAN bus. Use Value: Supports remote firmware updates without physical access via CAN-initiated wake-up and SPI-controlled bootloader execution - reducing service costs and field recalls. |
| Advanced Driver Assistance Systems (ADAS) Sensor Hub | Electric Power Steering (EPS) ECU |
Use Scenario: Consolidated power and interface management for radar/camera sensor clusters communicating over CAN and LIN to central ADAS domain controller. IC Role / Device Role / Timing Role: Regulated 3.3 V supply for vision processor, dedicated V2 for CAN transceiver, and LIMP output tied to safety monitor for fail-operational fallback. Use Value: Overtemperature shutdown triggers LIMP assertion and RSTN deassertion - initiating controlled degradation to maintain basic sensor functionality during thermal overload. | Use Scenario: Safety-critical motor control unit requiring deterministic startup, fault reporting, and fail-safe torque reduction capability. IC Role / Device Role / Timing Role: Core SBC supplying 3.3 V to EPS MCU, monitoring V1/V2 undervoltage conditions, and asserting LIMP to activate mechanical clutch release upon detected failure. Use Value: ±2 % V1 regulation and programmable 70 % / 90 % reset thresholds ensure precise MCU brownout detection aligned with ISO 26262 ASIL-B timing constraints. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar core SBC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UJA1076ATW/3V3,118 | Includes integrated high-side switch for V1 load switching; no external PNP required for current scaling | Better suited for designs needing programmable load disconnect or hot-swap capability | Select UJA1076ATW/3V3,118 when V1 current control and load isolation are required beyond basic regulation |
| TJA1044GT/3,118 | CAN transceiver-only device; no LIN, no regulators, no watchdog - requires external power and interface ICs | Used where CAN interface is needed alongside discrete power management and separate LIN solution | Choose TJA1044GT/3,118 only if full SBC integration is unnecessary and system-level component count optimization is secondary |
Compared with UJA1075ATW/3V3,118, the UJA1076ATW/3V3,118 adds integrated load switching but removes flexibility for external PNP thermal sharing, while TJA1044GT/3,118 reduces integration depth significantly - requiring additional regulators, LIN transceiver, and watchdog ICs to match UJA1075ATW/3V3,118's single-chip ECU foundation.
Availability
UJA1075ATW/3V3,118 is available at Aetrix Electronics and suitable for automotive engine control units, body control modules, and ADAS sensor hubs requiring stable component supply, long-term lifecycle support, and AEC-Q100 Grade 1 qualification.
Supply support for UJA1075ATW/3V3,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on automotive, industrial, and IoT applications, with deep expertise in secure connectivity, edge processing, and analog/mixed-signal solutions.
The UJA1075A product line delivers core System Basis Chips for automotive ECUs - designed to replace discrete power, interface, and supervision components with a single AEC-Q100 qualified device supporting ISO 26262 functional safety goals.
FAQ
What is the nominal output voltage and accuracy of the main regulator in UJA1075ATW/3V3,118?
The UJA1075ATW/3V3,118 features a 3.3 V main voltage regulator (V1) with ±2 % output voltage accuracy across temperature, load, and input voltage variations. This precision ensures reliable operation of connected microcontrollers and peripherals under automotive operating conditions including cranking (VBAT ≥ 4.5 V). The UJA1075ATW/3V3,118 maintains this specification without external trimming components.
Does UJA1075ATW/3V3,118 include an integrated watchdog, and what modes does it support?
Yes, UJA1075ATW/3V3,118 includes a programmable watchdog with independent on-chip oscillator, supporting Window, Timeout, and Off modes. The default watchdog period is 128 ms, configurable via the WD_and_Status register. It remains functional during Standby mode and can trigger a system reset on overflow or out-of-window trigger - a key feature confirmed in the Rev. 3.0 datasheet for UJA1075ATW/3V3,118.
How does UJA1075ATW/3V3,118 handle wake-up from Sleep mode?
UJA1075ATW/3V3,118 exits Sleep mode upon detection of CAN bus activity, LIN bus activity, or assertion of WAKE1/WAKE2 inputs - provided at least one wake-up source is enabled and no pending interrupts exist. Upon wake-up, it transitions to Standby mode and asserts a system reset (short or long pulse) while re-enabling V1. This behavior is defined in Section 6.1.5 of the UJA1075ATW/3V3,118 datasheet.
What is the purpose of the SPLIT pin on UJA1075ATW/3V3,118, and how is it used?
The SPLIT pin on UJA1075ATW/3V3,118 outputs a stabilized common-mode voltage to reduce CAN bus ringing during recessive states. It drives an external 47 Ω resistor connected between CANH and CANL, improving signal integrity and EMC performance - especially in longer or branched CAN topologies. This function is explicitly documented in Section 2.2 and Figure 2 of the UJA1075ATW/3V3,118 datasheet.
Is UJA1075ATW/3V3,118 compliant with automotive EMC and transient protection standards?
Yes, UJA1075ATW/3V3,118 meets stringent automotive requirements: ±58 V short-circuit proof on CAN/LIN pins, ±8 kV HBM and ±6 kV IEC 61000-4-2 ESD protection, and transient immunity per ISO 7637-3. Its dedicated V2 regulator and SPLIT pin further enhance EMC robustness. These specifications are validated and published in Sections 2.1 and 2.2 of the official UJA1075ATW/3V3,118 product data sheet.
UJA1075ATW/3V3,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 32-TSSOP (0.240", 6.10mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Applications:
- -
- Interface:
- CAN, LIN
- Voltage - Supply:
- 4.5V ~ 28V
- Supplier Device Package:
- 32-HTSSOP
- Grade:
- Automotive
- Qualification:
- -
- Mounting Type:
- Surface Mount
UJA1075ATW/3V3,118 FAQ
1.How can I place an order for UJA1075ATW/3V3,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for UJA1075ATW/3V3,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UJA1075ATW/3V3,118 reliable?
The price and inventory of UJA1075ATW/3V3,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1075ATW/3V3,118 is usually 5 days.
3.What payment methods are accepted for UJA1075ATW/3V3,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1075ATW/3V3,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UJA1075ATW/3V3,118?
UJA1075ATW/3V3,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UJA1075ATW/3V3,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UJA1075ATW/3V3,118?
For technical support, including UJA1075ATW/3V3,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1075ATW/3V3,118 requirements.
6.How does Aetrix verify that UJA1075ATW/3V3,118 is sourced from the original manufacturer or authorized distributors?
All UJA1075ATW/3V3,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1075ATW/3V3,118 meets industry standards.
7.What is the process for return or replacement of UJA1075ATW/3V3,118?
All UJA1075ATW/3V3,118 units undergo pre-shipment inspection (PSI). If there is an issue with UJA1075ATW/3V3,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UJA1075ATW/3V3,118 part is unused and in its original packaging.
Return procedure for UJA1075ATW/3V3,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UJA1075ATW/3V3,118 Tags
-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments
-
MD0100N8-G
Microchip Technology
-
PCA9548APW,118
NXP Semiconductors
-
PCA9540BDP,118
NXP Semiconductors
-
PCA9548APWR
Texas Instruments
-
PCA9546APW,118
NXP Semiconductors
-
PTN3360DBS,518
NXP Semiconductors
-
PCA9546ABS,118
NXP Semiconductors
-
PCA9518PWR
Texas Instruments
-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
