My Inquiry
My Account
NXP Semiconductors UJA1075ATW/3V3/1J
- Part No.:
- UJA1075ATW/3V3/1J
- Manufacturer:
- NXP Semiconductors
- Category:
- Specialized
- Package:
- 32-TSSOP (0.240", 6.10mm Width) Exposed Pad
- Datasheet:
-
UJA1075ATW/3V3/1J.pdf
- Description:
- IC INTFACE SPECIALIZED 32HTSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,623
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UJA1075ATW/3V3/1J from NXP Semiconductors is a high-speed CAN/LIN core System Basis Chip (SBC) integrating a 3.3 V/250 mA microcontroller regulator, ISO 11898-2/5-compliant CAN transceiver, LIN 2.2A/SAE J2602 transceiver, SPI interface, dual wake-up inputs, and limp-home output - deployed in automotive ECUs for powertrain and body control modules requiring robust bus communication and controlled startup.
For engineers reviewing the UJA1075ATW/3V3/1J datasheet, UJA1075ATW/3V3/1J pinout, UJA1075ATW/3V3/1J application, or UJA1075ATW/3V3/1J equivalent, this page delivers verified functional scope, HTSSOP32 package mapping, watchdog timing modes, regulator accuracy (±2 %), and automotive-grade ESD/transient protection specs directly applicable to ECU power management and network interface design.
Technical Context
The UJA1075ATW/3V3/1J implements a dual-regulator architecture: V1 delivers 3.3 V ±2 % at up to 250 mA for MCU supply (extendable via external PNP), while dedicated V2 supplies the integrated CAN transceiver at 5 V with independent undervoltage monitoring. Its SPI interface operates full-duplex with register-mapped diagnostics including WD_and_Status, Mode_Control, and Int_Status registers.
It supports three operational states - Standby (V1 active, CAN/LIN in Lowpower/Off), Normal (CAN/LIN Active/Lowpower, V2 configurable), and Sleep (V1/V2 off, ultra-low current) - with wake-up triggered by CAN/LIN bus activity or local WAKE1/WAKE2 pins. The on-chip oscillator drives a programmable watchdog with Window/Timeout/Off modes and default 128 ms period.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CAN Compliance | ISO 11898-2:2003 and ISO 11898-5:2006 - ensures interoperability with TJA1042 and compatibility with automotive high-speed CAN networks. |
| LIN Compliance | LIN 2.2A and SAE J2602 - guarantees full protocol support for LIN sub-bus control in sensors, actuators, and lighting modules. |
| V1 Regulator Output | 3.3 V ±2 %, 250 mA max - powers MCU and peripherals; external PNP extension enables thermal load sharing across PCB. |
| V2 Regulator Output | 5 V dedicated for internal CAN transceiver - isolated from V1 to improve EMC and maintain CAN functionality during V1 brownout. |
| ESD Protection | ±8 kV HBM on CAN/LIN/wake-up pins - meets automotive system-level ESD robustness requirements per IEC 61000-4-2 and AEC-Q100. |
| Watchdog Modes | Window, Timeout, Off - configurable via WD_and_Status register; default 128 ms period; triggered by SPI write or WDOFF pin state change. |
| Package | HTSSOP32 (SOT549-1), 6.1 mm × 11 mm, 0.65 mm pitch, exposed die pad - optimized for thermal dissipation in compact ECU layouts. |
Pinout & Package
HTSSOP32 package with exposed thermal pad; 32-pin layout optimized for automotive ECU board space and thermal performance. Pin 23 (GND) and center pad must be soldered to PCB ground for electrical integrity and heat conduction.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BAT (32) | Battery input | Primary supply input (4.5–27 V); supports cranking per ISO 7637-2 and ISO 16750-2. |
| V1 (4) | Main regulator output | 3.3 V ±2 %, 250 mA - powers MCU; external PNP biasing via VEXCTRL/VEXCC enables scalable current delivery. |
| V2 (20) | CAN transceiver regulator | Dedicated 5 V supply - decoupled from V1 to prevent CAN disruption during MCU supply faults. |
| RXDC/TXDC (14/13) | CAN data interface | Digital-level signals between MCU and internal CAN controller - requires external CAN controller in host MCU. |
| RXDL/TXDL (5/3) | LIN data interface | Full-duplex LIN physical layer interface - supports LIN 2.2A frame handling and slave node wake-up detection. |
| WAKE1/WAKE2 (18/19) | Local wake-up inputs | Analog inputs with programmable sampling (16/64 ms); enable low-power standby with switch-based wake events. |
| LIMP (17) | Limp-home output | Active-Low signal - asserts during overtemperature or critical fault to activate fail-safe hardware (e.g., mechanical valve hold). |
| SPI (9–12) | Configuration interface | SDI/SDO/SCK/SCSN - full-duplex register access for mode control, status reporting, and interrupt management. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated CAN + LIN transceivers | Eliminates discrete transceiver ICs and associated passives - reduces BOM count and board area in ECU designs. |
| Scalable 3.3 V regulator (V1) | ±2 % accuracy with undervoltage warning/reset at 90 %/70 % of nominal - enables reliable MCU boot under battery dip conditions. |
| Independent V2 regulator | Stable 5 V supply for CAN transceiver - maintains bus communication even if V1 fails or enters brownout. |
| Programmable watchdog | Window/Timeout/Off modes with on-chip oscillator clock - provides deterministic reset behavior without external timing components. |
| Automotive-grade protection | ±58 V short-circuit proof CAN/LIN pins and ISO 7637-3 transient immunity - sustains operation during load dump and jump-start events. |
Applications
| Body Control Module | Powertrain Sensor Interface |
|---|---|
|
Use Scenario: Centralized control of door locks, windows, mirrors, and interior lighting via LIN slaves and CAN gateway connectivity. IC Role / Device Role / Timing Role: Core SBC providing regulated 3.3 V power to MCU, LIN physical layer for sensor/actuator communication, and high-speed CAN interface to vehicle backbone. Use Value: Reduces component count by integrating dual transceivers and regulators - simplifies compliance with ISO 11898-2 and LIN 2.2A in cost-sensitive body electronics. |
Use Scenario: Signal conditioning and bus interfacing for crankshaft, camshaft, and knock sensors in engine control units. IC Role / Device Role / Timing Role: Supplies stable 3.3 V to MCU and analog front-end; isolates CAN communication from sensor supply noise using dedicated V2 regulator. Use Value: Maintains CAN bus uptime during cranking (VBAT ≥ 4.5 V) and withstands ±58 V bus shorts - critical for real-time engine timing integrity. |
| Roof Module Controller | Seat Control Unit |
|
Use Scenario: Managing sunroof, ambient lighting, and rain sensor integration with LIN-connected peripherals and CAN-based diagnostics. IC Role / Device Role / Timing Role: Enables low-power Standby mode with wake-on-LIN/CAN and fast transition to Normal mode for responsive actuation. Use Value: Achieves <100 µA sleep current with full wake-up capability - extends battery life in always-on roof modules without compromising responsiveness. |
Use Scenario: Controlling seat position motors, heating elements, and occupancy sensors using LIN slaves and CAN-linked airbag ECU coordination. IC Role / Device Role / Timing Role: Delivers limp-home output (LIMP) during overtemperature or regulator fault to disable motor drive and retain safe seat position. Use Value: Prevents uncontrolled motion during thermal runaway - satisfies ASIL-B functional safety requirements for occupant restraint systems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar System Basis Chip applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TJA1023TK/0Z | Single-channel LIN SBC only; no CAN transceiver; 5 V regulator only; no SPI interface or watchdog. | Limited to LIN-only nodes (e.g., mirror control); cannot replace UJA1075ATW/3V3/1J in mixed CAN/LIN gateways. | Select when only LIN interface and basic regulation are required - lower cost but no CAN capability or diagnostic flexibility. |
| UJA1076ATW/3V3/1J | Same pinout and core features, but adds embedded voltage supervisor and enhanced cyclic wake-up timer resolution. | Preferred for next-gen ECUs requiring tighter supply monitoring and precise sleep-cycle timing (e.g., ADAS domain controllers). | Drop-in upgrade path for new designs needing improved power integrity diagnostics - identical footprint and software compatibility. |
Compared with TJA1023TK/0Z, UJA1075ATW/3V3/1J delivers full CAN+LIN networking and SPI-configurable diagnostics; versus UJA1076ATW/3V3/1J, it lacks enhanced voltage supervision but offers proven qualification for legacy ECU platforms.
Availability
UJA1075ATW/3V3/1J is available at Aetrix Electronics and suitable for automotive body control, powertrain sensor interface, and seat control applications requiring stable component supply across production lifecycles.
Supply support for UJA1075ATW/3V3/1J includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications - with deep expertise in automotive-grade analog and mixed-signal ICs.
The UJA1075A product line delivers integrated System Basis Chips for automotive ECUs, designed to replace discrete power, interface, and safety functions with a single AEC-Q100-qualified device supporting ISO 11898 and LIN standards.
FAQ
What is the primary function of the UJA1075ATW/3V3/1J in an automotive ECU?
The UJA1075ATW/3V3/1J serves as a core System Basis Chip that integrates a 3.3 V/250 mA microcontroller regulator, ISO 11898-2/5-compliant CAN transceiver, LIN 2.2A transceiver, SPI interface, watchdog, and limp-home output. It replaces discrete components in automotive ECUs to manage power, bus communication, and system safety - enabling controlled startup, low-power operation, and fault response in body, powertrain, and chassis modules.
Does the UJA1075ATW/3V3/1J include a built-in watchdog, and how is it configured?
Yes, the UJA1075ATW/3V3/1J includes a programmable watchdog with Window, Timeout, and Off modes. It is clocked by an on-chip oscillator and configured via the WD_and_Status register (NWP bits set default 128 ms period; WMC bit selects mode). The watchdog can be disabled by pulling WDOFF HIGH or setting WMC=1 in Standby mode. A watchdog reset triggers a short system reset pulse.
What are the key differences between the V1 and V2 voltage regulators in the UJA1075ATW/3V3/1J?
V1 is a scalable 3.3 V ±2 % regulator delivering up to 250 mA for the MCU and peripherals, extendable with an external PNP transistor. V2 is a dedicated 5 V regulator solely for the internal CAN transceiver - electrically isolated from V1 to ensure CAN bus operation remains stable even during V1 undervoltage or failure. Both include undervoltage warning and reset thresholds.
How does the UJA1075ATW/3V3/1J support low-power operation in automotive standby modes?
The UJA1075ATW/3V3/1J supports Standby mode (V1 active, CAN/LIN in Lowpower/Off) and Sleep mode (V1/V2 off, <100 µA current) with full wake-up capability via CAN, LIN, or local WAKE1/WAKE2 pins. Wake-up sampling time is configurable (16 ms or 64 ms), and the LIMP output activates during faults to trigger fail-safe hardware - all managed through SPI-controlled registers without MCU intervention.
Is the UJA1075ATW/3V3/1J compatible with standard CAN controllers, and what interface does it use?
Yes, the UJA1075ATW/3V3/1J is designed to operate with any microcontroller containing a CAN controller. It interfaces via digital-level RXDC (CAN receive) and TXDC (CAN transmit) pins - not a CAN protocol controller. The internal high-speed CAN transceiver handles physical layer signaling per ISO 11898-2/5, while the host MCU manages protocol stack, message filtering, and arbitration.
UJA1075ATW/3V3/1J Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 32-TSSOP (0.240", 6.10mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Applications:
- -
- Interface:
- CAN, LIN
- Voltage - Supply:
- 4.5V ~ 28V
- Supplier Device Package:
- 32-HTSSOP
- Grade:
- Automotive
- Qualification:
- -
- Mounting Type:
- Surface Mount
UJA1075ATW/3V3/1J FAQ
1.How can I place an order for UJA1075ATW/3V3/1J through Aetrix?
Please submit a Request for Quotation (RFQ) for UJA1075ATW/3V3/1J on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UJA1075ATW/3V3/1J reliable?
The price and inventory of UJA1075ATW/3V3/1J are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1075ATW/3V3/1J is usually 5 days.
3.What payment methods are accepted for UJA1075ATW/3V3/1J?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1075ATW/3V3/1J transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UJA1075ATW/3V3/1J?
UJA1075ATW/3V3/1J orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UJA1075ATW/3V3/1J order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UJA1075ATW/3V3/1J?
For technical support, including UJA1075ATW/3V3/1J datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1075ATW/3V3/1J requirements.
6.How does Aetrix verify that UJA1075ATW/3V3/1J is sourced from the original manufacturer or authorized distributors?
All UJA1075ATW/3V3/1J products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1075ATW/3V3/1J meets industry standards.
7.What is the process for return or replacement of UJA1075ATW/3V3/1J?
All UJA1075ATW/3V3/1J units undergo pre-shipment inspection (PSI). If there is an issue with UJA1075ATW/3V3/1J, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UJA1075ATW/3V3/1J part is unused and in its original packaging.
Return procedure for UJA1075ATW/3V3/1J:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UJA1075ATW/3V3/1J Tags
-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments
-
MD0100N8-G
Microchip Technology
-
PCA9548APW,118
NXP Semiconductors
-
PCA9540BDP,118
NXP Semiconductors
-
PCA9548APWR
Texas Instruments
-
PCA9546APW,118
NXP Semiconductors
-
PTN3360DBS,518
NXP Semiconductors
-
PCA9546ABS,118
NXP Semiconductors
-
PCA9518PWR
Texas Instruments
-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
