NXP Semiconductors UJA1075ATW/5V0,112
- Part No.:
- UJA1075ATW/5V0,112
- Manufacturer:
- NXP Semiconductors
- Category:
- Specialized
- Package:
- 32-TSSOP (0.240", 6.10mm Width) Exposed Pad
- Datasheet:
-
UJA1075ATW/5V0,112.pdf
- Description:
- IC INTFACE SPECIALIZED 32HTSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,378
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UJA1075ATW/5V0,112 from NXP Semiconductors is a high-speed CAN/LIN core System Basis Chip (SBC) integrating a 5 V/250 mA microcontroller regulator (V1), a dedicated 5 V CAN transceiver regulator (V2), ISO 11898-2/5-compliant CAN transceiver, LIN 2.2A/SAE J2602 transceiver, SPI interface, dual wake-up inputs, and limp home output - deployed in automotive ECU power and communication subsystems for engine control modules and body electronics.
For engineers reviewing the UJA1075ATW/5V0,112 datasheet, UJA1075ATW/5V0,112 pinout, UJA1075ATW/5V0,112 application, or UJA1075ATW/5V0,112 equivalent, this page delivers verified technical context, exact pin functions, automotive-grade fault diagnostics, thermal-safe power management, and validated alternative selection guidance for ECU design-in and replacement planning.
Technical Context
The UJA1075ATW/5V0,112 implements a dual-regulator architecture: V1 delivers 5 V ±2 % at up to 250 mA with external PNP extension support and undervoltage reset at 90 % or 70 % of nominal; V2 supplies 5 V exclusively to the integrated CAN transceiver and remains active down to 5.5 V VBAT during cranking. Its CAN transceiver supports bus-floating behavior when powered off and includes SPLIT pin for recessive-level stabilization.
System control is managed via a 16-bit SPI interface with full-duplex register access, programmable watchdog (Window/Timeout/Off modes, default 128 ms period), and state-based mode transitions (Off → Standby → Normal/Sleep → Overtemp). Wake-up sources include CAN/LIN bus activity, WAKE1/WAKE2 inputs with configurable sampling (16 ms/64 ms), and cyclic interrupts - all reported via INTN and readable through Int_Status register bits.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CAN Compliance | ISO 11898-2:2003 and ISO 11898-5:2006 - ensures interoperability with TJA1042 and robust high-speed bus operation in automotive environments. |
| LIN Compliance | LIN 2.2A and SAE J2602 - guarantees full protocol stack compatibility including backward support to LIN 1.0 and low-slope EMC optimization. |
| V1 Regulator Output | 5 V ±2 %, 250 mA max - powers microcontroller and peripherals; supports external PNP transistor for thermal load sharing and extended current capability. |
| V2 Regulator Output | 5 V dedicated to on-chip CAN transceiver - independent of V1, improves EMC, operates down to 5.5 V VBAT during cranking per ISO 7637. |
| Watchdog Modes | Window, Timeout, Off - clocked by on-chip oscillator; programmable period (8–4096 ms); automatic re-enable on interrupt if disabled via WMC bit. |
| SPI Interface | 16-bit full-duplex, SCSN/SCK/SDI/SDO - enables real-time configuration, status reporting (WD_and_Status, Int_Status), and diagnostic read-back without register modification. |
| Thermal Protection | Overtemperature shutdown with hysteresis - disables regulators and asserts LIMP output LOW upon exceeding Tth(act)otp; resumes in Standby after temperature falls below Tth(rel)otp. |
Pinout & Package
UJA1075ATW/5V0,112 uses HTSSOP32 package (6.1 mm × 11 mm, 0.65 mm pitch, exposed die pad) with low thermal resistance for automotive under-hood applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| V1 | Main microcontroller supply output | 5 V ±2 % regulated output; supports external PNP extension via VEXCTRL/VEXCC; provides undervoltage warning/reset signaling. |
| V2 | Dedicated CAN transceiver supply | 5 V regulator isolated from V1; can be disabled to reduce quiescent current; maintains CAN functionality down to 5.5 V VBAT. |
| RXDC / TXDC | CAN data interface | CMOS-level digital signals connecting to MCU's CAN controller; enable full-duplex high-speed CAN communication. |
| RXDL / TXDL | LIN data interface | CMOS-level digital signals linking to MCU's LIN controller; support LIN 2.2A frame handling and wake-up detection. |
| WAKE1 / WAKE2 | Local wake-up inputs | Analog inputs with programmable sampling (16/64 ms); detect external switch closures or sensor events to exit Sleep/Standby. |
| INTN | Interrupt output | Open-drain signal indicating pending events: V1/V2 undervoltage, CAN/LIN/local wake-up, cyclic or power-on interrupts. |
| RSTN | Bidirectional reset | Active-low reset I/O with variable pulse width; supports diverse MCU reset timing requirements and software-initiated system reset. |
| LIMP | Limp home activation output | Active-low output driving external fail-safe hardware (e.g., relay, LED) during critical faults like overtemperature or watchdog timeout. |
| SPLIT | CAN bus stabilization | Output used with external resistor network to stabilize recessive common-mode voltage on CANH/CANL, reducing ringing. |
| DLIN | LIN termination diode connection | Analog output connecting internal LIN termination diode to external 1 kΩ pull-up resistor - simplifies LIN bus termination. |
| WBIAS | Wake-up bias control | Output providing bias current to external wake-up transistor; sampling time selectable via Mode_Control register. |
| WDOFF | Watchdog disable input | Digital input disabling watchdog independently of software control; HIGH level forces immediate watchdog deactivation and software reset. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated CAN + LIN transceivers | Eliminates discrete transceiver components while maintaining ISO 11898-2/5 and LIN 2.2A compliance - reduces BOM count and PCB area in ECU designs. |
| Scalable 5 V/250 mA V1 regulator | ±2 % accuracy with undervoltage reset at 90 % or 70 % threshold; supports external PNP transistor for >250 mA loads and distributed thermal management. |
| Independent V2 CAN regulator | 5 V supply dedicated solely to CAN transceiver - decouples CAN operation from microcontroller rail, improving EMC and cranking resilience. |
| Programmable watchdog with on-chip oscillator | Three operating modes (Window/Timeout/Off); 128 ms default period; independent clock source ensures reliability even if V1/V2 are unstable. |
| Comprehensive wake-up architecture | Dual local wake-up pins (WAKE1/WAKE2), bus wake-up (CAN/LIN), and cyclic interrupt - enables ultra-low-power Sleep mode with full wake-up coverage. |
| Limp home and overtemperature protection | LIMP output drives external fail-safe circuitry; overtemperature shutdown disables regulators and asserts LIMP - meets ASIL-B functional safety expectations. |
Applications
| Engine Control Module (ECM) | Body Control Module (BCM) |
|---|---|
|
Use Scenario: Centralized power and communication management for fuel injection, ignition timing, and emissions control systems. IC Role / Device Role / Timing Role: Core SBC providing regulated 5 V supply to MCU, CAN interface to powertrain network, LIN interface to throttle actuator and knock sensors. Use Value: Enables controlled startup/shutdown sequencing, bus wake-up during cranking, and limp-home activation during overtemperature events - ensuring fail-operational behavior. |
Use Scenario: Power and networking hub for door locks, lighting, HVAC, and window controls in passenger compartment. IC Role / Device Role / Timing Role: Supplies 5 V to body MCU, interfaces via CAN to gateway, and manages LIN sub-networks for seat motors and mirror actuators. Use Value: Reduces discrete component count by integrating regulators, transceivers, and watchdog - lowering assembly cost and improving EMC robustness in noisy cabin environments. |
| Advanced Driver Assistance Systems (ADAS) ECU | Electric Power Steering (EPS) Control Unit |
|
Use Scenario: Sensor fusion ECU aggregating radar, camera, and ultrasonic data with centralized CAN communication to vehicle network. IC Role / Device Role / Timing Role: Provides stable 5 V V1 supply to ADAS SoC, isolates CAN transceiver with dedicated V2 rail, and monitors system health via SPI diagnostics. Use Value: Ensures deterministic reset behavior and precise undervoltage detection - critical for meeting ASIL-B diagnostic coverage requirements in safety-critical ADAS functions. |
Use Scenario: Real-time torque control unit requiring high-reliability power delivery and fault-tolerant communication with steering column sensors and motor drivers. IC Role / Device Role / Timing Role: Delivers 5 V to EPS MCU, enables CAN bus wake-up from sleep, and activates LIMP output to engage mechanical fallback during MCU failure. Use Value: Supports ISO 26262-compliant fail-safe architecture through overtemperature shutdown, watchdog supervision, and limp-home hardware activation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar core SBC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UJA1076ATW/5V0,112 | Includes integrated 32 kHz crystal oscillator for RTC support; identical CAN/LIN/power specs and pinout. | Required where ECU needs autonomous timekeeping (e.g., event logging, periodic wake-up) without external crystal. | Select UJA1076ATW/5V0,112 only if RTC functionality is needed; otherwise UJA1075ATW/5V0,112 offers lower cost and same core features. |
| TJA1044GT/CM,118 | CAN transceiver only (no LIN, no regulators, no watchdog); 5 V supply required externally; SO8 package. | Suitable for designs where LIN and power regulation are handled separately - e.g., legacy ECUs upgrading CAN only. | UJA1075ATW/5V0,112 replaces TJA1044GT/CM,118 plus discrete regulators, LIN transceiver, and watchdog - not drop-in but full functional upgrade. |
Compared with UJA1076ATW/5V0,112, the UJA1075ATW/5V0,112 omits the RTC oscillator to reduce cost and complexity where timekeeping is unnecessary; compared with TJA1044GT/CM,118, it integrates full ECU subsystem functionality - enabling single-chip consolidation instead of multi-component solutions.
Availability
UJA1075ATW/5V0,112 is available at Aetrix Electronics and suitable for automotive engine control, body electronics, ADAS domain controllers, and electric power steering systems requiring stable component supply across production lifecycles.
Supply support for UJA1075ATW/5V0,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications - delivering high-reliability, ASIL-certifiable components with automotive-grade qualification.
The UJA1075ATW/5V0,112 belongs to NXP's System Basis Chip product line, designed specifically to consolidate power management, high-speed CAN, and LIN communication into a single AEC-Q100 qualified device for next-generation automotive ECUs.
FAQ
What is the primary function of the UJA1075ATW/5V0,112 in an automotive ECU?
The UJA1075ATW/5V0,112 serves as a core System Basis Chip that integrates a 5 V/250 mA microcontroller regulator (V1), a dedicated 5 V CAN transceiver regulator (V2), ISO 11898-2/5-compliant CAN transceiver, LIN 2.2A transceiver, SPI interface, watchdog, and limp home output. It replaces multiple discrete components in automotive ECUs to manage power, communication, and system safety - directly supporting engine control, body electronics, and ADAS applications. The UJA1075ATW/5V0,112 ensures controlled startup, bus wake-up, and fail-safe behavior under fault conditions.
Does the UJA1075ATW/5V0,112 support both CAN and LIN communication simultaneously?
Yes, the UJA1075ATW/5V0,112 supports concurrent high-speed CAN and LIN communication through dedicated physical layers: RXDC/TXDC for CAN controller interfacing and RXDL/TXDL for LIN controller interfacing. Both transceivers operate independently and can be configured in Active or Lowpower modes via SPI registers (STBCC/STBCL bits). The UJA1075ATW/5V0,112 allows simultaneous bus wake-up detection on CAN and LIN, enabling flexible ECU power-state management without sacrificing communication responsiveness.
How does the UJA1075ATW/5V0,112 handle undervoltage conditions on its V1 regulator?
The UJA1075ATW/5V0,112 monitors V1 output continuously and generates an undervoltage warning when voltage drops below 90 % of nominal (4.5 V for 5 V version), indicated by V1S bit in WD_and_Status register. It triggers a reset when voltage falls to either 90 % or 70 % of nominal - selectable via RTHC bit - ensuring reliable MCU reset behavior during battery cranking or brownout events. This dual-threshold mechanism is integral to the UJA1075ATW/5V0,112's automotive-grade power management architecture.
Can the UJA1075ATW/5V0,112 be used without an external PNP transistor?
Yes, the UJA1075ATW/5V0,112 operates fully functional without an external PNP transistor: its V1 regulator delivers up to 250 mA at 5 V ±2 % for microcontroller and peripheral supply. The external PNP option (controlled via VEXCTRL/VEXCC pins) is optional and intended only for designs requiring >250 mA current or improved thermal distribution across the PCB. All core functions - including CAN/LIN, watchdog, SPI, and wake-up - remain fully operational in standalone mode. The UJA1075ATW/5V0,112's design accommodates both configurations without layout changes.
What safety-related features does the UJA1075ATW/5V0,112 provide for automotive applications?
The UJA1075ATW/5V0,112 includes overtemperature shutdown with hysteresis, limp home output (LIMP) activation during critical faults, programmable watchdog with independent on-chip oscillator, undervoltage monitoring on both V1 and V2 rails, and ±58 V short-circuit protected CAN/LIN bus pins. These features collectively support ASIL-B functional safety requirements by enabling fail-safe responses - such as disabling regulators, asserting LIMP, and generating system resets - during thermal runaway, power loss, or communication failures. The UJA1075ATW/5V0,112's diagnostic capabilities (via SPI-accessible status registers) further aid safety validation.
UJA1075ATW/5V0,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 32-TSSOP (0.240", 6.10mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Applications:
- -
- Interface:
- CAN, LIN
- Voltage - Supply:
- 4.5V ~ 28V
- Supplier Device Package:
- 32-HTSSOP
- Grade:
- Automotive
- Qualification:
- -
- Mounting Type:
- Surface Mount
UJA1075ATW/5V0,112 FAQ
1.How can I place an order for UJA1075ATW/5V0,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for UJA1075ATW/5V0,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UJA1075ATW/5V0,112 reliable?
The price and inventory of UJA1075ATW/5V0,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1075ATW/5V0,112 is usually 5 days.
3.What payment methods are accepted for UJA1075ATW/5V0,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1075ATW/5V0,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UJA1075ATW/5V0,112?
UJA1075ATW/5V0,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UJA1075ATW/5V0,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UJA1075ATW/5V0,112?
For technical support, including UJA1075ATW/5V0,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1075ATW/5V0,112 requirements.
6.How does Aetrix verify that UJA1075ATW/5V0,112 is sourced from the original manufacturer or authorized distributors?
All UJA1075ATW/5V0,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1075ATW/5V0,112 meets industry standards.
7.What is the process for return or replacement of UJA1075ATW/5V0,112?
All UJA1075ATW/5V0,112 units undergo pre-shipment inspection (PSI). If there is an issue with UJA1075ATW/5V0,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UJA1075ATW/5V0,112 part is unused and in its original packaging.
Return procedure for UJA1075ATW/5V0,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UJA1075ATW/5V0,112 Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

