Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Interface > Specialized

NXP Semiconductors UJA1075ATW/5V0/WD,

Name: UJA1075ATW/5V0/WD,
Brand: NXP Semiconductors
SKU: UJA1075ATW/5V0/WD,
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: UJA1075ATW/5V0/WD,

Manufacturer:: NXP Semiconductors

Category:: Specialized

Package:: 32-TSSOP (0.240", 6.10mm Width) Exposed Pad

Datasheet:: UJA1075ATW/5V0/WD,.pdf

Description:: IC INTFACE SPECIALIZED 32HTSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,914

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

UJA1075ATW/5V0/WD from NXP Semiconductors is a high-speed CAN/LIN core System Basis Chip (SBC) integrating a 5 V/250 mA microcontroller regulator, ISO 11898-2-compliant CAN transceiver, LIN 2.2A/SAE J2602 transceiver, advanced window/timeout watchdog, and SPI interface - deployed in automotive ECUs for power management, network interface consolidation, and fail-safe system control.

For engineers reviewing the UJA1075ATW/5V0/WD datasheet, UJA1075ATW/5V0/WD pinout, UJA1075ATW/5V0/WD application, or UJA1075ATW/5V0/WD equivalent, this page delivers verified technical context, validated pin functions, automotive-grade EMC/ESD specs, thermal-aware regulator behavior, and real-world limp-home implementation guidance.

Technical Context

The UJA1075ATW/5V0/WD implements a dual-regulator architecture: V1 delivers 5 V ±2 % at up to 250 mA with external PNP extension capability, while V2 supplies a dedicated 5 V rail to the on-chip CAN transceiver - enabling independent bus-level EMC optimization and cranking resilience down to 4.5 V (V1) and 5.5 V (V2). Its SPI interface operates full-duplex with register-mapped diagnostics including WD_and_Status, Mode_Control, and Int_Status registers.

System state management is handled by a deterministic finite-state controller supporting Off, Standby, Normal (V2 on/off), Sleep, and Overtemp modes - with wake-up detection via CAN, LIN, or two local inputs (WAKE1/WAKE2), programmable sampling (16/64 ms), and hardware-controlled limp-home activation (LIMP output) triggered by overtemperature or critical fault conditions.

Key Specifications

Parameter	Value and Actual Design Meaning
CAN Interface	ISO 11898-2:2003 & ISO 11898-5:2006 compliant high-speed transceiver with SPLIT pin for recessive bus stabilization
LIN Interface	LIN 2.2A and SAE J2602 compliant; backward compatible to LIN 1.0; integrated termination diode at DLIN
V1 Regulator	5 V ±2 % output, 250 mA max, supports external PNP transistor for thermal load sharing and cranking operation down to 4.5 V
V2 Regulator	Dedicated 5 V CAN transceiver supply; undervoltage warning at 90 % nominal; switchable off to reduce quiescent current
Watchdog	Window/Timeout/Off modes; on-chip oscillator clock source; default period 128 ms; WDOFF pin disables watchdog in any mode
SPI Interface	Full-duplex 16-bit interface with read-only register access; SCSN active-low, SCK idle-low timing; supports configuration, status reporting, and interrupt handling
EMC/ESD Protection	±8 kV HBM ESD on CAN/LIN/wake pins; ±6 kV IEC 61000-4-2; ±58 V short-circuit proof; ISO 7637-3 transient protection

Pinout & Package

UJA1075ATW/5V0/WD is housed in a 32-pin HTSSOP package (6.1 mm × 11 mm, 0.65 mm pitch) with exposed thermal pad - optimized for automotive PCB thermal dissipation and low-inductance grounding.

Pin/Terminal	Circuit Role	Design Meaning
BAT (Pin 32)	Battery input supply	Primary power source for all internal regulators and transceivers; supports cranking down to 4.5 V (V1) and 5.5 V (V2)
V1 (Pin 4)	Main MCU regulator output	5 V ±2 % regulated supply for microcontroller and peripherals; enables external PNP extension via VEXCTRL/VEXCC
V2 (Pin 20)	CAN transceiver regulator output	Dedicated 5 V rail for on-chip CAN PHY; electrically isolated from V1 to improve EMC and enable independent shutdown
RXDC/TXDC (Pins 14/13)	CAN data interface	Digital-level signals connecting to MCU's CAN controller; require external CAN controller for protocol handling
RXDL/TXDL (Pins 5/3)	LIN data interface	Digital-level signals connecting to MCU's LIN controller; LIN physical layer handled entirely within UJA1075ATW/5V0/WD
WAKE1/WAKE2 (Pins 18/19)	Local wake-up inputs	Analog wake inputs with programmable sampling (16/64 ms); support switch-based sensor wake without bus activity
LIMP (Pin 17)	Limp-home control output	Active-low open-drain output activated during Overtemp mode or software-triggered limp-home condition
INTN (Pin 7)	Interrupt output	Open-drain signal indicating V1/V2 undervoltage, CAN/LIN/local wake-up, cyclic, or power-on events per Int_Status register
RSTN (Pin 6)	Reset I/O	Bidirectional reset line with configurable power-on reset length; drives LOW during Overtemp, watchdog timeout, or power failure
WDOFF (Pin 16)	Watchdog disable input	Hardware override: HIGH level forces watchdog into Off mode regardless of WMC register setting

Key Features

Feature	Design Value
Integrated dual-regulator power system	V1 (5 V/250 mA) powers MCU and peripherals; V2 (5 V) isolates CAN transceiver supply - enabling independent EMC tuning and cranking resilience
Automotive-grade bus protection	±58 V short-circuit tolerance on CAN/LIN pins; ISO 7637-3 transient immunity; ±8 kV HBM/±6 kV IEC 61000-4-2 ESD robustness
Intelligent wake-up architecture	Three independent wake sources (CAN, LIN, local WAKE1/WAKE2) with source identification, programmable sampling, and bias control (WBIAS)
Fail-safe limp-home activation	LIMP output driven LOW automatically during Overtemp mode or via software control - enabling hardware-level degradation response
Configurable watchdog with independent clock	On-chip oscillator ensures timing independence from V1/V2; Window/Timeout modes with 8–4096 ms programmable period; WDOFF pin provides hardware disable

Applications

Body Control Module (BCM)	Engine Control Unit (ECU)
Use Scenario: Centralized power and communication management for door locks, lighting, wipers, and HVAC actuators in modern vehicle body networks. IC Role / Device Role / Timing Role: Core SBC providing regulated 5 V MCU supply, high-speed CAN backbone connectivity, and LIN sub-bus control for low-cost sensors and actuators. Use Value: Reduces BOM count by replacing discrete regulators, CAN/LIN transceivers, watchdog, and wake logic - while maintaining ISO 11898-2 and LIN 2.2A compliance.	Use Scenario: Power and interface consolidation in engine management systems requiring robust CAN communication and fault-tolerant power sequencing. IC Role / Device Role / Timing Role: System basis chip delivering cranking-capable 5 V supply (down to 4.5 V), CAN transceiver with SPLIT pin for bus stability, and overtemperature-triggered LIMP output. Use Value: Enables safe engine shutdown and limp-home activation during thermal runaway, with diagnostic SPI reporting for root-cause analysis.
Transmission Control Unit (TCU)	Advanced Driver Assistance Systems (ADAS) Sensor Hub
Use Scenario: Power and communication interface for transmission solenoids, gear position sensors, and torque converters in automated transmissions. IC Role / Device Role / Timing Role: Dual-regulator SBC supplying 5 V to TCU MCU and dedicated 5 V to CAN transceiver - decoupling bus noise from sensitive control logic. Use Value: Improves EMC performance via separate V2 rail and supports remote flash programming over CAN bus during service operations.	Use Scenario: Centralized power and bus interface for radar, camera, and ultrasonic sensors in domain controller architectures. IC Role / Device Role / Timing Role: High-integration SBC managing wake-up from multiple LIN sensors, CAN diagnostics, and safe power-down sequencing during sleep states. Use Value: Achieves ultra-low sleep current with full wake capability and supports synchronized wake sampling (16/64 ms) to minimize false triggers in noisy ADAS environments.

Body Control Module (BCM)

Engine Control Unit (ECU)

Use Scenario: Centralized power and communication management for door locks, lighting, wipers, and HVAC actuators in modern vehicle body networks.

IC Role / Device Role / Timing Role: Core SBC providing regulated 5 V MCU supply, high-speed CAN backbone connectivity, and LIN sub-bus control for low-cost sensors and actuators.

Use Value: Reduces BOM count by replacing discrete regulators, CAN/LIN transceivers, watchdog, and wake logic - while maintaining ISO 11898-2 and LIN 2.2A compliance.

Use Scenario: Power and interface consolidation in engine management systems requiring robust CAN communication and fault-tolerant power sequencing.

IC Role / Device Role / Timing Role: System basis chip delivering cranking-capable 5 V supply (down to 4.5 V), CAN transceiver with SPLIT pin for bus stability, and overtemperature-triggered LIMP output.

Use Value: Enables safe engine shutdown and limp-home activation during thermal runaway, with diagnostic SPI reporting for root-cause analysis.

Transmission Control Unit (TCU)

Advanced Driver Assistance Systems (ADAS) Sensor Hub

Use Scenario: Power and communication interface for transmission solenoids, gear position sensors, and torque converters in automated transmissions.

IC Role / Device Role / Timing Role: Dual-regulator SBC supplying 5 V to TCU MCU and dedicated 5 V to CAN transceiver - decoupling bus noise from sensitive control logic.

Use Value: Improves EMC performance via separate V2 rail and supports remote flash programming over CAN bus during service operations.

Use Scenario: Centralized power and bus interface for radar, camera, and ultrasonic sensors in domain controller architectures.

IC Role / Device Role / Timing Role: High-integration SBC managing wake-up from multiple LIN sensors, CAN diagnostics, and safe power-down sequencing during sleep states.

Use Value: Achieves ultra-low sleep current with full wake capability and supports synchronized wake sampling (16/64 ms) to minimize false triggers in noisy ADAS environments.

Equivalent & Alternatives

The following parts are listed as comparable options for similar core SBC applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
UJA1076ATW/5V0/WD	Includes integrated CAN SIC (Signal Improvement Capability); higher ESD rating (±10 kV HBM); no LIN transceiver	Targeted at high-noise powertrain CAN nodes where bus signal integrity is critical; lacks LIN for sub-bus control	Select when CAN bus reflection suppression and enhanced ESD are prioritized over LIN integration
TJA1044GT/3	Standalone high-speed CAN transceiver only; no regulators, watchdog, LIN, or SPI; smaller SO8 package	Used as drop-in replacement for CAN PHY only in designs where power management and diagnostics are handled externally	Choose when system already includes discrete regulators, watchdog, and LIN interface - requiring only CAN PHY upgrade

Compared with UJA1075ATW/5V0/WD, UJA1076ATW/5V0/WD trades LIN capability for superior CAN signal integrity and ESD, while TJA1044GT/3 offers minimal footprint and cost for CAN-only roles - neither provides the full SBC integration of voltage regulation, watchdog, and multi-protocol wake-up found in UJA1075ATW/5V0/WD.

Availability

UJA1075ATW/5V0/WD is available at Aetrix Electronics and suitable for automotive body control modules, engine control units, transmission control units, and ADAS sensor hubs requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for UJA1075ATW/5V0/WD includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor leader focused on automotive, industrial, IoT, and communication infrastructure solutions - delivering secure, energy-efficient, and highly integrated chips for mission-critical systems.

The UJA1075A product line is designed specifically for automotive electronic control units, consolidating core power, communication, and safety functions into a single AEC-Q100 qualified System Basis Chip to reduce design complexity and improve system reliability.

FAQ

What is the primary function of the UJA1075ATW/5V0/WD in an automotive ECU?

The UJA1075ATW/5V0/WD serves as a core System Basis Chip that integrates a 5 V/250 mA microcontroller regulator (V1), a dedicated 5 V CAN transceiver regulator (V2), ISO 11898-2-compliant CAN and LIN 2.2A transceivers, an advanced watchdog, SPI interface, and limp-home output. It replaces discrete power and interface components in automotive ECUs while ensuring fail-safe behavior under voltage, thermal, and communication faults - making UJA1075ATW/5V0/WD essential for consolidated, AEC-Q100-compliant ECU designs.

Does the UJA1075ATW/5V0/WD include a built-in CAN controller?

No, the UJA1075ATW/5V0/WD does not include a CAN protocol controller. It contains only the physical layer (PHY) - the high-speed CAN transceiver - which interfaces with an external microcontroller's CAN controller via RXDC and TXDC digital signals. The UJA1075ATW/5V0/WD handles bus electrical signaling, protection, and power, but protocol handling (message framing, filtering, error handling) remains the responsibility of the host MCU - a key architectural distinction confirmed in Section 1 and Figure 1 of the datasheet.

How does the UJA1075ATW/5V0/WD support cranking conditions in automotive applications?

The UJA1075ATW/5V0/WD supports cranking via two independent voltage rails: V1 operates down to 4.5 V (per ISO 7637 and ISO 16750-2), sustaining 5 V output to the MCU during battery dip, while V2 maintains CAN transceiver operation down to 5.5 V. Both regulators feature undervoltage warnings at 90 % of nominal output and reset thresholds configurable to 90 % or 70 % - ensuring reliable startup and fault detection even during severe cold-cranking events. This dual-threshold design is explicitly documented in Section 2.6.

What is the role of the SPLIT pin on the UJA1075ATW/5V0/WD?

The SPLIT pin (Pin 24) on the UJA1075ATW/5V0/WD stabilizes the recessive common-mode voltage on the CAN bus by connecting to a split termination resistor network (typically two 60 Ω resistors to Vref). This reduces bus reflections and improves signal integrity - especially in longer or branched CAN topologies. Its functionality is defined in Section 2.2 and Figure 1 of the datasheet, and it is a distinguishing feature of the UJA1075A's high-speed CAN transceiver versus basic CAN PHYs.

Can the UJA1075ATW/5V0/WD be used without an external PNP transistor?

Yes, the UJA1075ATW/5V0/WD operates fully functional without an external PNP transistor: its V1 regulator delivers up to 250 mA at 5 V ±2 % for MCU and peripheral supply. The external PNP option (controlled via VEXCTRL/VEXCC pins) is optional and intended solely to extend current capability and distribute thermal load across the PCB - not required for baseline operation. This scalability is clearly stated in Sections 1 and 2.6, with default operation defined for standalone use.

UJA1075ATW/5V0/WD, Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: -

Package/Case:: 32-TSSOP (0.240", 6.10mm Width) Exposed Pad

Packaging:: Tube

Product Status:: Active

Applications:: -

Interface:: CAN, LIN

Voltage - Supply:: 4.5V ~ 28V

Supplier Device Package:: 32-HTSSOP

Grade:: Automotive

Qualification:: -

Mounting Type:: Surface Mount

UJA1075ATW/5V0/WD, FAQ

1.How can I place an order for UJA1075ATW/5V0/WD, through Aetrix?

Please submit a Request for Quotation (RFQ) for UJA1075ATW/5V0/WD, on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for UJA1075ATW/5V0/WD, reliable?

The price and inventory of UJA1075ATW/5V0/WD, are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1075ATW/5V0/WD, is usually 5 days.

3.What payment methods are accepted for UJA1075ATW/5V0/WD,?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1075ATW/5V0/WD, transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for UJA1075ATW/5V0/WD,?

UJA1075ATW/5V0/WD, orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your UJA1075ATW/5V0/WD, order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for UJA1075ATW/5V0/WD,?

For technical support, including UJA1075ATW/5V0/WD, datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1075ATW/5V0/WD, requirements.

6.How does Aetrix verify that UJA1075ATW/5V0/WD, is sourced from the original manufacturer or authorized distributors?

All UJA1075ATW/5V0/WD, products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1075ATW/5V0/WD, meets industry standards.

7.What is the process for return or replacement of UJA1075ATW/5V0/WD,?

All UJA1075ATW/5V0/WD, units undergo pre-shipment inspection (PSI). If there is an issue with UJA1075ATW/5V0/WD,, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The UJA1075ATW/5V0/WD, part is unused and in its original packaging.

Return procedure for UJA1075ATW/5V0/WD,:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…