Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Interface > Specialized

NXP Semiconductors UJA1075TW/3V3/WD,1

Name: UJA1075TW/3V3/WD,1
Brand: NXP Semiconductors
SKU: UJA1075TW/3V3/WD,1
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: UJA1075TW/3V3/WD,1

Manufacturer:: NXP Semiconductors

Category:: Specialized

Package:: 32-TSSOP (0.240", 6.10mm Width) Exposed Pad

Datasheet:: UJA1075TW/3V3/WD,1.pdf

Description:: IC INTFACE SPECIALIZED 32HTSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,603

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

UJA1075TW/3V3/WD,1 from NXP Semiconductors is a core System Basis Chip (SBC) integrating a high-speed CAN transceiver (ISO 11898-2/5 compliant), LIN 2.1 transceiver (SAE J2602 compliant), 3.3 V/250 mA microcontroller voltage regulator, dedicated 5 V CAN transceiver regulator, SPI interface, advanced watchdog with window/timeout modes, and limp home output - deployed in automotive Electronic Control Units for centralized power, communication, and safety management.

For engineers reviewing the UJA1075TW/3V3/WD,1 datasheet, UJA1075TW/3V3/WD,1 pinout, UJA1075TW/3V3/WD,1 application, or UJA1075TW/3V3/WD,1 equivalent, key selection considerations include 3.3 V regulator accuracy (±2 % for LIN master), HTSSOP32 thermal performance, wake-up source detection (CAN/LIN/WAKE1/WAKE2), watchdog programmability via SPI, and ISO 7637-3 transient protection on battery and bus pins.

Technical Context

The UJA1075TW/3V3/WD,1 implements a dual-regulator architecture: V1 delivers 3.3 V ±2 % at up to 250 mA for microcontrollers and peripherals, while V2 supplies a stable 5 V exclusively to the integrated CAN transceiver - enabling independent EMC optimization and cranking operation down to 4.5 V (V1) and 5.5 V (V2). Its SPI interface operates full-duplex with register-mapped control of mode, watchdog, interrupts, and wake bias timing.

System behavior is governed by a state-machine controller supporting Off, Standby, Normal, Sleep, and Overtemp modes - with deterministic transitions triggered by VBAT thresholds, wake events, or software commands. The watchdog uses an on-chip oscillator and supports Window mode (with configurable 8–4096 ms period), Timeout mode, and hardware disable via WDOFF pin - all verified for automotive ASIL-B relevant functions.

Key Specifications

Parameter	Value and Actual Design Meaning
CAN Interface	High-speed CAN transceiver compliant with ISO 11898-2 and ISO 11898-5; supports active bus wake-up and SPLIT pin for recessive level stabilization.
LIN Interface	LIN 2.1 and SAE J2602 compliant transceiver; backward compatible with LIN 2.0/1.3; includes integrated termination diode at DLIN pin.
V1 Regulator	3.3 V output with ±2 % accuracy for LIN master applications; delivers up to 250 mA; supports external PNP extension for thermal distribution.
V2 Regulator	Dedicated 5 V regulator for internal CAN transceiver; undervoltage warning at 90 % nominal; switchable off to reduce quiescent current.
Watchdog	Programmable window/timeout watchdog with on-chip oscillator; default period 128 ms; disabled via WDOFF pin or WMC bit in Standby mode.
Package	HTSSOP32 (SOT549-1); 6.1 mm × 11 mm body; 0.65 mm pitch; exposed die pad for enhanced PCB heat dissipation.
ESD Protection	±8 kV HBM and ±6 kV IEC 61000-4-2 on CAN/LIN/wake pins; ±58 V short-circuit proof bus pins.

Pinout & Package

UJA1075TW/3V3/WD,1 is housed in a 32-pin HTSSOP package (SOT549-1) with 0.65 mm pitch and an exposed die pad for thermal conduction to the PCB. The package supports automated optical inspection and reflow soldering per JEDEC J-STD-020.

Pin/Terminal	Circuit Role	Design Meaning
V1 (Pin 4)	Main microcontroller supply output	3.3 V regulated output with ±2 % accuracy; enables direct MCU powering and supports external PNP extension for >250 mA loads.
V2 (Pin 20)	CAN transceiver supply output	5 V dedicated regulator output; electrically isolated from V1 to prevent noise coupling and improve EMC robustness.
RSTN (Pin 6)	Bidirectional reset I/O	Drives LOW during power-on, watchdog timeout, or overtemperature; accepts variable-length reset pulse to support diverse MCU timing requirements.
INTN (Pin 7)	Interrupt output	Open-drain signal indicating V1/V2 undervoltage, CAN/LIN wake-up, cyclic interrupt, or power-on event - individually maskable via SPI.
WAKE1/WAKE2 (Pins 18,19)	Local wake-up inputs	Digital wake sources with configurable sampling (16 ms or 64 ms) and edge-triggered interrupt generation; support low-current standby monitoring.
LIMP (Pin 17)	Limp home activation output	Active-low open-drain output asserting during critical faults (e.g., overtemperature) to trigger fail-safe hardware responses.
SPI Signals (SDI/SDO/SCK/SCSN, Pins 9–12)	Microcontroller configuration interface	Full-duplex SPI with register-mapped access to mode control, watchdog settings, interrupt masks, and status reporting - essential for runtime diagnostics.
CANH/CANL (Pins 21,22)	CAN differential bus interface	High-speed CAN physical layer with floating bus state when powered off; includes SPLIT pin (Pin 24) for common-mode stabilization.
LIN/DLIN/RXDL/TXDL (Pins 25,26,5,3)	LIN bus interface	Compliant LIN transceiver with integrated termination diode (DLIN), low-slope mode for EMC, and bidirectional data path for master/slave operation.

Key Features

Feature	Design Value
Integrated CAN + LIN transceivers	Eliminates discrete transceiver components and reduces BOM count while maintaining ISO 11898-2/5 and LIN 2.1 compliance.
Scalable 3.3 V regulator with PNP extension	Enables thermal load sharing across PCB; avoids localized hot spots in ECU designs requiring >250 mA MCU supply current.
Dual independent regulators (V1 + V2)	Prevents CAN bus noise from modulating MCU supply; allows V2 shutdown during low-power states without affecting V1 stability.
Advanced watchdog with window mode	Provides deterministic fault detection for time-critical automotive software - detects both early and late execution windows to catch stuck or runaway code.
Multi-source wake-up with source identification	Supports wake events from CAN, LIN, or local inputs (WAKE1/WAKE2) and reports source via SPI status registers for precise system-level power management.
Limp home output with overtemperature linkage	Asserts LIMP pin LOW automatically during OTP activation, enabling immediate mechanical or electrical fail-safe action without MCU intervention.

Applications

Body Control Module (BCM)	Engine Control Unit (ECU)
Use Scenario: Centralized power and communication management for door locks, lighting, and climate actuators in modern vehicle architectures. IC Role / Device Role / Timing Role: Core SBC providing regulated 3.3 V supply to MCU, high-speed CAN backbone connectivity, and LIN sub-network control for low-cost sensors and switches. Use Value: Reduces component count by replacing discrete CAN/LIN transceivers, regulators, and watchdog ICs - lowering PCB area and assembly cost while improving startup reliability.	Use Scenario: Power sequencing and fault-tolerant communication interface in gasoline/diesel engine management systems operating under severe cranking conditions. IC Role / Device Role / Timing Role: Ensures controlled MCU boot under low-VBAT (down to 4.5 V), monitors CAN bus integrity, and triggers limp-home mode upon thermal or voltage fault detection. Use Value: Maintains functional safety during engine start by sustaining V1 regulation and enabling rapid wake-up from Sleep mode via CAN bus activity - meeting ISO 16750-2 pulse 4b requirements.
Transmission Control Unit (TCU)	Advanced Driver Assistance Systems (ADAS) Sensor Hub
Use Scenario: Real-time coordination between gear actuation, torque management, and vehicle dynamics controllers using synchronized CAN messaging. IC Role / Device Role / Timing Role: Provides deterministic CAN timing via dedicated V2 regulator, SPI-configurable watchdog window, and interrupt-driven status reporting for closed-loop control loops. Use Value: Guarantees <128 ms watchdog response time and <10 µs CAN bus wake latency - critical for transmission shift timing and torque cut enforcement.	Use Scenario: Aggregating data from multiple LIN-connected radar, camera, and ultrasonic sensors into a central ADAS domain controller via CAN backbone. IC Role / Device Role / Timing Role: Acts as LIN master node with low-slope mode for EMC resilience and provides isolated 3.3 V supply to sensor interface circuitry. Use Value: Enables reliable LIN communication in noisy high-frequency environments (e.g., near DC-DC converters) while minimizing radiated emissions through slope-controlled drive.

Body Control Module (BCM)

Engine Control Unit (ECU)

Use Scenario: Centralized power and communication management for door locks, lighting, and climate actuators in modern vehicle architectures.

IC Role / Device Role / Timing Role: Core SBC providing regulated 3.3 V supply to MCU, high-speed CAN backbone connectivity, and LIN sub-network control for low-cost sensors and switches.

Use Value: Reduces component count by replacing discrete CAN/LIN transceivers, regulators, and watchdog ICs - lowering PCB area and assembly cost while improving startup reliability.

Use Scenario: Power sequencing and fault-tolerant communication interface in gasoline/diesel engine management systems operating under severe cranking conditions.

IC Role / Device Role / Timing Role: Ensures controlled MCU boot under low-VBAT (down to 4.5 V), monitors CAN bus integrity, and triggers limp-home mode upon thermal or voltage fault detection.

Use Value: Maintains functional safety during engine start by sustaining V1 regulation and enabling rapid wake-up from Sleep mode via CAN bus activity - meeting ISO 16750-2 pulse 4b requirements.

Transmission Control Unit (TCU)

Advanced Driver Assistance Systems (ADAS) Sensor Hub

Use Scenario: Real-time coordination between gear actuation, torque management, and vehicle dynamics controllers using synchronized CAN messaging.

IC Role / Device Role / Timing Role: Provides deterministic CAN timing via dedicated V2 regulator, SPI-configurable watchdog window, and interrupt-driven status reporting for closed-loop control loops.

Use Value: Guarantees <128 ms watchdog response time and <10 µs CAN bus wake latency - critical for transmission shift timing and torque cut enforcement.

Use Scenario: Aggregating data from multiple LIN-connected radar, camera, and ultrasonic sensors into a central ADAS domain controller via CAN backbone.

IC Role / Device Role / Timing Role: Acts as LIN master node with low-slope mode for EMC resilience and provides isolated 3.3 V supply to sensor interface circuitry.

Use Value: Enables reliable LIN communication in noisy high-frequency environments (e.g., near DC-DC converters) while minimizing radiated emissions through slope-controlled drive.

Equivalent & Alternatives

The following parts are listed as comparable options for similar System Basis Chip applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TJA1043TK/3V3/WD,1	Single-channel high-speed CAN transceiver only; no LIN, no V1/V2 regulators, no SPI or watchdog - requires external power management.	Used where only CAN physical layer is needed; not suitable as drop-in replacement for full SBC functionality.	Select only when CAN interface is sole requirement and discrete regulators/watchdog are already implemented.
UJA1076TW/3V3/WD,1	Pin-compatible upgrade with enhanced V1 current capability (350 mA vs. 250 mA), improved thermal resistance, and extended temperature range (−40 °C to +150 °C).	Targets higher-power ECUs (e.g., hybrid powertrain controllers) requiring greater regulator headroom and extended junction temperature tolerance.	Choose for new designs needing higher current or extended temp rating; legacy compatibility maintained but not guaranteed for all firmware configurations.

Compared with TJA1043TK/3V3/WD,1, the UJA1075TW/3V3/WD,1 integrates complete ECU subsystems - reducing design complexity and board space. Against UJA1076TW/3V3/WD,1, it offers proven qualification for cost-sensitive applications where 250 mA V1 current and standard −40 °C to +125 °C operation suffice.

Availability

UJA1075TW/3V3/WD,1 is available at Aetrix Electronics and suitable for automotive body control modules, engine control units, transmission control units, and ADAS sensor hubs requiring stable component supply, long-term lifecycle assurance, and AEC-Q100 qualified parts.

Supply support for UJA1075TW/3V3/WD,1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications - with deep expertise in automotive-grade analog, power, and communication ICs.

The UJA1075TW/3V3/WD,1 belongs to NXP's System Basis Chip product line, designed specifically to consolidate power management, high-speed CAN, LIN, and safety monitoring functions into a single AEC-Q100 qualified device for automotive ECU simplification.

FAQ

What is the nominal output voltage and accuracy of the V1 regulator in UJA1075TW/3V3/WD,1?

The UJA1075TW/3V3/WD,1 features a 3.3 V main regulator (V1) with ±2 % output voltage accuracy specified for LIN master applications and ±3 % for LIN slave use cases. This precision ensures reliable MCU operation and accurate sensor interfacing in automotive environments where supply stability directly impacts communication integrity and ADC reference quality. The regulator delivers up to 250 mA and supports external PNP extension for higher current demands.

Does UJA1075TW/3V3/WD,1 support wake-up from Sleep mode via CAN bus activity?

Yes, the UJA1075TW/3V3/WD,1 supports wake-up from Sleep mode via CAN bus activity. When configured with STBCC = 1 in the Int_Control register, the integrated CAN transceiver enters Lowpower mode with active bus wake-up detection enabled - allowing it to detect dominant pulses on CANH/CANL and transition the SBC to Standby mode with a system reset. This feature is validated per ISO 11898-2 and enables zero-power monitoring during vehicle key-off states.

How is the watchdog timer configured and what are its operational modes in UJA1075TW/3V3/WD,1?

The watchdog in UJA1075TW/3V3/WD,1 is configured via the WD_and_Status register over SPI and operates in three modes: Window, Timeout, and Off. Window mode enforces strict timing boundaries (e.g., 128 ms default period) with early/late detection; Timeout mode resets on overflow; Off mode disables monitoring. It uses an on-chip oscillator independent of V1/V2, and can be disabled via the WDOFF pin or WMC bit in Standby mode - ensuring predictable behavior during MCU initialization and fault recovery.

What package type and thermal characteristics does UJA1075TW/3V3/WD,1 use?

The UJA1075TW/3V3/WD,1 uses the HTSSOP32 package (SOT549-1) with 6.1 mm × 11 mm body, 0.65 mm lead pitch, and an exposed die pad. This thermally enhanced construction provides low junction-to-board thermal resistance, enabling efficient heat transfer to the PCB ground plane. The package is RoHS-compliant, Pb-free, and qualified for reflow soldering per JEDEC J-STD-020 - supporting high-reliability automotive manufacturing processes.

Can UJA1075TW/3V3/WD,1 supply both the microcontroller and the internal CAN transceiver from the same regulator?

No, the UJA1075TW/3V3/WD,1 employs two independent regulators: V1 (3.3 V) powers the microcontroller and peripherals, while V2 (5 V) exclusively supplies the internal high-speed CAN transceiver. This separation prevents CAN bus switching noise from modulating the MCU supply rail - a key design requirement for EMC compliance and signal integrity in automotive networks. V2 can be switched off in low-power modes without affecting V1 operation.

UJA1075TW/3V3/WD,1 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: -

Package/Case:: 32-TSSOP (0.240", 6.10mm Width) Exposed Pad

Packaging:: Tube

Product Status:: Obsolete

Applications:: -

Interface:: CAN, LIN

Voltage - Supply:: 4.5V ~ 28V

Supplier Device Package:: 32-HTSSOP

Grade:: Automotive

Qualification:: -

Mounting Type:: Surface Mount

UJA1075TW/3V3/WD,1 FAQ

1.How can I place an order for UJA1075TW/3V3/WD,1 through Aetrix?

Please submit a Request for Quotation (RFQ) for UJA1075TW/3V3/WD,1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for UJA1075TW/3V3/WD,1 reliable?

The price and inventory of UJA1075TW/3V3/WD,1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1075TW/3V3/WD,1 is usually 5 days.

3.What payment methods are accepted for UJA1075TW/3V3/WD,1?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1075TW/3V3/WD,1 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for UJA1075TW/3V3/WD,1?

UJA1075TW/3V3/WD,1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your UJA1075TW/3V3/WD,1 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for UJA1075TW/3V3/WD,1?

For technical support, including UJA1075TW/3V3/WD,1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1075TW/3V3/WD,1 requirements.

6.How does Aetrix verify that UJA1075TW/3V3/WD,1 is sourced from the original manufacturer or authorized distributors?

All UJA1075TW/3V3/WD,1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1075TW/3V3/WD,1 meets industry standards.

7.What is the process for return or replacement of UJA1075TW/3V3/WD,1?

All UJA1075TW/3V3/WD,1 units undergo pre-shipment inspection (PSI). If there is an issue with UJA1075TW/3V3/WD,1, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The UJA1075TW/3V3/WD,1 part is unused and in its original packaging.

Return procedure for UJA1075TW/3V3/WD,1:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…