My Inquiry
My Account
NXP Semiconductors UJA1075TW/5V0/WD,1
- Part No.:
- UJA1075TW/5V0/WD,1
- Manufacturer:
- NXP Semiconductors
- Category:
- Specialized
- Package:
- 32-TSSOP (0.240", 6.10mm Width) Exposed Pad
- Datasheet:
-
UJA1075TW/5V0/WD,1.pdf
- Description:
- IC INTFACE SPECIALIZED 32HTSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,780
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UJA1075TW/5V0/WD from NXP Semiconductors is a core System Basis Chip (SBC) integrating high-speed CAN and LIN transceivers, dual voltage regulators (5 V V1 for MCU, 5 V V2 for CAN), SPI interface, advanced watchdog with Window/Timeout/Off modes, and limp home output - designed for automotive ECU power and communication management in engine control, body electronics, and chassis modules.
For engineers reviewing the UJA1075TW/5V0/WD datasheet, UJA1075TW/5V0/WD pinout, UJA1075TW/5V0/WD application, or UJA1075TW/5V0/WD equivalent, this page delivers verified functional roles, HTSSOP32 package details, ISO 11898-2/ISO 11898-5 and LIN 2.1 compliance, ±58 V bus short-circuit protection, and wake-up source detection for robust automotive system design.
Technical Context
The UJA1075TW/5V0/WD implements a state-machine-based system controller managing Off/Standby/Normal/Sleep/Overtemp mode transitions triggered by VBAT thresholds, wake events, or thermal conditions. Its dual-regulator architecture isolates MCU supply (V1) from CAN transceiver supply (V2), enabling independent undervoltage monitoring (90 % V1 reset threshold, 90 % V2 warning) and cranking operation down to 4.5 V (V1) and 5.5 V (V2).
SPI communication uses full-duplex protocol with register-mapped access (WD_and_Status, Mode_Control, Int_Control), supporting real-time status reporting and configurable wake-up interrupt edges (WIC1/WIC2), LIN slope control (10.4 kbit/s low-slope mode), and cyclic interrupt generation. The on-chip oscillator provides independent timing for the watchdog, decoupled from V1/V2 rails.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CAN Standard | ISO 11898-2 and ISO 11898-5 compliant; ensures interoperability with TJA1042 and robust EMC in automotive networks |
| LIN Standard | LIN 2.1, SAE J2602, and backward compatible with LIN 2.0/LIN 1.3; supports master/slave applications with ±2 % V1 accuracy |
| V1 Regulator Output | 5 V ±3 %; delivers up to 250 mA for MCU and peripherals; supports external PNP extension for thermal distribution |
| V2 Regulator Output | 5 V dedicated supply for integrated CAN transceiver; switchable off to reduce quiescent current in Standby mode |
| Watchdog Modes | Window, Timeout, and Off modes; programmable period (8 ms to 4096 ms); independent on-chip oscillator clock source |
| ESD Protection | ±8 kV HBM and ±6 kV IEC 61000-4-2 on CAN/LIN/wake pins; enables reliable operation in harsh automotive environments |
| Bus Fault Tolerance | ±58 V short-circuit proof on CAN/LIN bus pins; withstands load dump and jump-start transients per ISO 7637-3 |
Pinout & Package
Package: HTSSOP32 (SOT549-1), 6.1 mm × 11 mm, 0.65 mm pitch, exposed die pad for thermal dissipation (electrically isolated, optional GND connection).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| V1 (Pin 4) | Main MCU supply output | 5 V regulated output; powers microcontroller and peripherals; supports external PNP extension via VEXCTRL/VEXCC |
| V2 (Pin 20) | CAN transceiver supply | Dedicated 5 V regulator output; electrically isolated from V1 to prevent noise coupling into CAN physical layer |
| RSTN (Pin 6) | Bidirectional reset I/O | Drives LOW during power-on, watchdog overflow, or overtemperature; accepts variable-length reset pulse for MCU compatibility |
| INTN (Pin 7) | Interrupt output | Open-drain signal indicating V1/V2 undervoltage, CAN/LIN/wake-up events, or power-on; individually maskable via Int_Control register |
| WDOFF (Pin 16) | Watchdog disable control | Active-HIGH input disabling watchdog independently of software; enables hardware-initiated safety shutdown |
| LIMP (Pin 17) | Limp home activation output | Active-LOW signal driving fail-safe hardware during critical faults (e.g., overtemperature or system crash) |
| SPLIT (Pin 24) | CAN common-mode stabilization | Connects to split termination resistor network to suppress recessive-level ringing and improve EMC performance |
Key Features
| Feature | Design Value |
|---|---|
| Integrated CAN + LIN transceivers | Eliminates discrete transceiver components while maintaining ISO 11898-2 and LIN 2.1 compliance and ±58 V bus fault tolerance |
| Dual independent regulators (V1/V2) | Enables simultaneous MCU operation and CAN communication during cranking (V1 down to 4.5 V, V2 down to 5.5 V) |
| Programmable watchdog with window mode | Prevents runaway code execution via time-constrained reset windows; supports cyclic wake-up for low-power monitoring |
| Local wake-up inputs (WAKE1/WAKE2) | Configurable sampling (16 ms/64 ms) and edge-triggered interrupts enable ultra-low-current standby with external switch detection |
| LIMP output with overtemperature shutdown | Activates fail-safe hardware immediately upon OTP trip (Tth(act)otp), ensuring ASIL-B–compatible safety response |
Applications
| Engine Control Unit (ECU) | Body Control Module (BCM) |
|---|---|
Use Scenario: Centralized power and communication management for gasoline/diesel engine controllers requiring CAN diagnostics and LIN sensor actuation. IC Role / Device Role / Timing Role: Core SBC providing controlled MCU startup, CAN/LIN bus interfacing, and limp-home activation during overtemperature or voltage faults. Use Value: Reduces BOM count by integrating transceivers, regulators, and watchdog; maintains CAN communication at 4.5 V battery voltage during cranking. | Use Scenario: Power management and sub-bus control for door modules, lighting, and HVAC systems with distributed LIN slaves. IC Role / Device Role / Timing Role: LIN master and local wake-up coordinator; supplies 5 V to microcontroller while monitoring wake sources (WAKE1/WAKE2) with configurable sampling. Use Value: Enables <100 µA standby current with wake-up detection; supports remote flash programming via CAN bus without external high-voltage circuitry. |
| Chassis Control System | Advanced Driver Assistance Systems (ADAS) |
Use Scenario: Safety-critical ABS/ESC module requiring deterministic reset behavior, bus wake-up, and fail-safe outputs under transient conditions. IC Role / Device Role / Timing Role: System supervisor enforcing safe power sequencing, generating LIMP signal on overtemperature, and detecting CAN bus activity for wake-up. Use Value: Meets ISO 26262 ASIL-B requirements via overtemperature shutdown, bidirectional RSTN, and independent V1/V2 undervoltage monitoring. | Use Scenario: Sensor fusion hub connecting radar, camera, and ultrasonic sensors via LIN and CAN, with strict EMC and thermal constraints. IC Role / Device Role / Timing Role: High-integrity power source and bus interface; uses SPLIT pin for CAN common-mode stabilization and low-slope LIN mode for optimized EMC. Use Value: Achieves ±6 kV IEC 61000-4-2 ESD immunity on bus lines and reduces radiated emissions via controlled slew rates and split termination. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar SBC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TJA1023TK/3V3/WD | Single 3.3 V regulator (no V2); LIN-only interface; no CAN transceiver; smaller HTSSOP20 package | Suitable only for LIN-centric modules without CAN connectivity or dual-regulator requirements | Select when CAN interface is unnecessary and board space is constrained; not a drop-in replacement due to missing CAN and V2 functions |
| UJA1169ATW/5V0/WD | Enhanced version with higher V1 current (350 mA), extended temperature range (−40 °C to +150 °C), and improved CAN EMC performance | Targeted at next-gen powertrain and ADAS applications demanding higher thermal margin and CAN FD readiness | Choose for new designs requiring >250 mA MCU supply or operation above 125 °C; pin-compatible but requires firmware validation for enhanced registers |
Compared with TJA1023TK/3V3/WD, UJA1075TW/5V0/WD adds essential CAN capability and dual-regulator isolation; versus UJA1169ATW/5V0/WD, it offers proven cost-optimized implementation for legacy automotive platforms where 250 mA and −40 °C to +125 °C suffices.
Availability
UJA1075TW/5V0/WD is available at Aetrix Electronics and suitable for engine control units, body control modules, chassis systems, and ADAS sensor hubs requiring stable component supply across automotive production lifecycles.
Supply support for UJA1075TW/5V0/WD includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in automotive-grade analog and mixed-signal ICs.
The UJA1075TW/5V0/WD belongs to NXP's System Basis Chip product line, engineered specifically for automotive electronic control units to consolidate power management, CAN/LIN communication, and safety supervision in a single HTSSOP32 package.
FAQ
What is the primary function of the UJA1075TW/5V0/WD in an automotive ECU?
The UJA1075TW/5V0/WD serves as a core System Basis Chip that integrates high-speed CAN and LIN transceivers, dual voltage regulators (5 V V1 for MCU, 5 V V2 for CAN), SPI interface, programmable watchdog, and limp home output. It replaces discrete components to manage ECU power sequencing, bus communication, wake-up detection, and fail-safe responses - all within a single HTSSOP32 package. This integration reduces BOM count and improves reliability in engine control, body electronics, and chassis modules.
Does the UJA1075TW/5V0/WD support both CAN and LIN simultaneously?
Yes, the UJA1075TW/5V0/WD supports concurrent CAN and LIN operation. Its high-speed CAN transceiver complies with ISO 11898-2 and ISO 11898-5, while its LIN transceiver meets LIN 2.1 and SAE J2602 standards. Both interfaces operate independently - CAN handles high-priority diagnostics and control, while LIN manages low-cost sensor/actuator sub-networks - with separate enable controls (STBCC/STBCL bits) and wake-up detection paths. The SBC allows Normal mode with both transceivers active or selectively disabled based on system state.
What are the key thermal and voltage operating limits of the UJA1075TW/5V0/WD?
The UJA1075TW/5V0/WD operates from −40 °C to +125 °C and supports battery cranking down to 4.5 V on V1 and 5.5 V on V2 per ISO 7637-3. It features overtemperature shutdown (OTP) with activation at Tth(act)otp and release hysteresis, plus undervoltage detection at 90 % of nominal output for both V1 and V2. The exposed die pad in the HTSSOP32 package enables efficient PCB heat dissipation, and the device includes ±58 V short-circuit protection on CAN/LIN pins to survive load dump and jump-start events.
How does the watchdog in the UJA1075TW/5V0/WD differ from basic timeout watchdogs?
The UJA1075TW/5V0/WD watchdog offers three distinct modes - Window, Timeout, and Off - with programmable periods from 8 ms to 4096 ms. Unlike basic timeout watchdogs, its Window mode enforces strict time boundaries: triggering outside the valid window (e.g., too early or too late) causes immediate reset, preventing malicious or erratic software behavior. It uses an independent on-chip oscillator, remains functional during V1/V2 brownouts, and supports cyclic wake-up interrupts - making it suitable for ASIL-B–compliant automotive systems requiring deterministic fault recovery.
Can the UJA1075TW/5V0/WD be used without an external PNP transistor?
Yes, the UJA1075TW/5V0/WD can operate without an external PNP transistor. Its integrated V1 regulator delivers up to 250 mA at 5 V, sufficient for many microcontrollers and peripherals. The external PNP option (controlled via VEXCTRL/VEXCC pins) is optional and intended only for designs requiring higher current (>250 mA) or improved thermal distribution across the PCB. When unused, VEXCTRL and VEXCC pins are left unconnected, and V1 regulation remains fully functional within its specified 250 mA limit and ±3 % accuracy.
UJA1075TW/5V0/WD,1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 32-TSSOP (0.240", 6.10mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- -
- Interface:
- CAN, LIN
- Voltage - Supply:
- 4.5V ~ 28V
- Supplier Device Package:
- 32-HTSSOP
- Grade:
- Automotive
- Qualification:
- -
- Mounting Type:
- Surface Mount
UJA1075TW/5V0/WD,1 FAQ
1.How can I place an order for UJA1075TW/5V0/WD,1 through Aetrix?
Please submit a Request for Quotation (RFQ) for UJA1075TW/5V0/WD,1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UJA1075TW/5V0/WD,1 reliable?
The price and inventory of UJA1075TW/5V0/WD,1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1075TW/5V0/WD,1 is usually 5 days.
3.What payment methods are accepted for UJA1075TW/5V0/WD,1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1075TW/5V0/WD,1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UJA1075TW/5V0/WD,1?
UJA1075TW/5V0/WD,1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UJA1075TW/5V0/WD,1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UJA1075TW/5V0/WD,1?
For technical support, including UJA1075TW/5V0/WD,1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1075TW/5V0/WD,1 requirements.
6.How does Aetrix verify that UJA1075TW/5V0/WD,1 is sourced from the original manufacturer or authorized distributors?
All UJA1075TW/5V0/WD,1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1075TW/5V0/WD,1 meets industry standards.
7.What is the process for return or replacement of UJA1075TW/5V0/WD,1?
All UJA1075TW/5V0/WD,1 units undergo pre-shipment inspection (PSI). If there is an issue with UJA1075TW/5V0/WD,1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UJA1075TW/5V0/WD,1 part is unused and in its original packaging.
Return procedure for UJA1075TW/5V0/WD,1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UJA1075TW/5V0/WD,1 Tags
-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments
-
MD0100N8-G
Microchip Technology
-
PCA9548APW,118
NXP Semiconductors
-
PCA9540BDP,118
NXP Semiconductors
-
PCA9548APWR
Texas Instruments
-
PCA9546APW,118
NXP Semiconductors
-
PTN3360DBS,518
NXP Semiconductors
-
PCA9546ABS,118
NXP Semiconductors
-
PCA9518PWR
Texas Instruments
-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
