Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Interface > Specialized

NXP Semiconductors UJA1076ATW/3V3,118

Name: UJA1076ATW/3V3,118
Brand: NXP Semiconductors
SKU: UJA1076ATW/3V3,118
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: UJA1076ATW/3V3,118

Manufacturer:: NXP Semiconductors

Category:: Specialized

Package:: 32-TSSOP (0.240", 6.10mm Width) Exposed Pad

Datasheet:: UJA1076ATW/3V3,118.pdf

Description:: IC INTFACE SPECIALIZED 32HTSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,190

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

UJA1076ATW/3V3,118 from NXP Semiconductors is a high-speed CAN core System Basis Chip (SBC) integrating a 3.3 V/250 mA microcontroller regulator, ISO 11898-2/5-compliant CAN transceiver, SPI interface, dual local wake-up inputs, and limp home output - designed for automotive ECU power and communication management in engine control, body electronics, and ADAS sensor nodes.

For engineers reviewing the UJA1076ATW/3V3,118 datasheet, UJA1076ATW/3V3,118 pinout, UJA1076ATW/3V3,118 application, or UJA1076ATW/3V3,118 equivalent, this page delivers verified functional architecture, HTSSOP32 package mapping, watchdog timing modes, regulator accuracy (±2 %), and CAN bus protection (±58 V short-circuit, ISO 7637-3 transient immunity).

Technical Context

The UJA1076ATW/3V3,118 implements a dedicated automotive SBC architecture with independent V1 (3.3 V) and V2 (5 V) regulators, full-duplex SPI for register-level configuration and status reporting, and hardware-controlled system state transitions (Off → Standby → Normal → Sleep → Overtemp). Its CAN transceiver supports bus wake-up detection in Lowpower mode while maintaining floating bus pins during power-off.

It features programmable watchdog behavior (Window/Timeout/Off) with on-chip oscillator timing, bidirectional RSTN with configurable reset length, and intelligent power management including WBIAS-controlled wake-up sampling (16 ms or 64 ms), external PNP transistor support for thermal load sharing, and overtemperature shutdown with LIMP activation.

Key Specifications

Parameter	Value and Actual Design Meaning
CAN Standard	ISO 11898-2:2003 and ISO 11898-5:2006 compliant - ensures interoperability with TJA1042 and robust high-speed CAN network integration.
V1 Regulator Output	3.3 V ±2 %, 250 mA max - powers microcontroller and peripherals; supports external PNP transistor for thermal distribution and higher current delivery.
V2 Regulator Output	5 V dedicated supply for internal CAN transceiver - independent of V1, improves EMC performance and enables V2 disable in Normal mode.
Watchdog Modes	Window, Timeout, Off - selectable via WMC bit and WDOFF pin; default period 128 ms; triggers system reset on overflow or out-of-window trigger.
Wake-up Inputs	WAKE1 and WAKE2 analog inputs with bias control (WBIAS); configurable sampling time (16 ms/64 ms) and interrupt edge sensitivity.
ESD Protection	±8 kV HBM and ±6 kV IEC 61000-4-2 on CANH/CANL/WAKE pins - meets automotive EMC requirements for harsh environments.
Short-Circuit Tolerance	±58 V on CANH/CANL - protects against load dump and battery reversal without external clamping.
Package	HTSSOP32 (SOT549-1), 6.1 mm × 11 mm, 0.65 mm pitch, exposed die pad - optimized for thermal dissipation in space-constrained ECUs.

Pinout & Package

UJA1076ATW/3V3,118 uses the HTSSOP32 (SOT549-1) package: thermally enhanced thin shrink small outline with 32 leads, 6.1 mm body width, 0.65 mm lead pitch, and exposed center pad soldered to PCB ground for optimal thermal and electrical performance.

Pin/Terminal	Circuit Role	Design Meaning
V1	Main regulator output	3.3 V ±2 % supply for MCU and peripherals; supports external PNP transistor via VEXCTRL/VEXCC.
RSTN	Bidirectional reset	Active-low reset I/O with programmable pulse length; supports diverse MCU reset timing requirements.
INTN	Interrupt output	Open-drain signal indicating V1/V2 undervoltage, CAN/local wake-up, cyclic, or power-on events.
EN	Enable output	Drives HIGH in Normal mode to control safety-critical hardware; configurable via ENC bit.
SDI/SDO/SCK/SCSN	SPI interface	Full-duplex 16-bit SPI for register read/write, diagnostics, and real-time status reporting to MCU.
TXDC/RXDC	CAN data interface	Digital input/output connecting MCU's CAN controller to internal transceiver; enables software-controlled CAN enable/disable.
CANH/CANL	CAN bus interface	High-speed differential bus terminals with ±58 V short-circuit tolerance and ISO 7637-3 transient protection.
WAKE1/WAKE2	Local wake-up inputs	Analog wake sources with programmable sampling and interrupt generation; bias controlled by WBIAS.
LIMP	Limp home output	Active-low output to activate fail-safe hardware (e.g., mechanical valve hold-open) during critical system fault.
WDOFF	Watchdog disable	Hardware pin to permanently disable watchdog; overrides WMC setting when driven HIGH.
V2	CAN transceiver supply	Dedicated 5 V regulator output; can be disabled to reduce quiescent current in low-power modes.
SPLIT	CAN common-mode stabilizer	Output for external 60 Ω resistor to stabilize recessive bus level and reduce ringing in stub-heavy topologies.

Key Features

Feature	Design Value
Integrated CAN ECU functions	Combines transceiver, dual regulators, watchdog, SPI, wake-up logic, and limp home in single HTSSOP32 chip - eliminates discrete BOM and reduces PCB area by >40 %.
Automotive-grade reliability	±8 kV HBM/±6 kV IEC ESD, ±58 V CAN short-circuit, ISO 7637-3 transient immunity, and overtemperature shutdown with LIMP assertion - validated for under-hood deployment.
Intelligent power sequencing	Controlled Off→Standby→Normal transition with V1-first startup, programmable reset length, and safe shutdown on VBAT drop below 4.5 V (cranking compatible).
Low-power wake-up architecture	Standby current < 100 µA with full wake-up capability; Sleep mode < 20 µA; wake-up sampling synchronized to WBIAS with selectable 16/64 ms intervals.
Diagnostic transparency	16-bit SPI register map (WD_and_Status, Mode_Control, Int_Status) provides real-time visibility into V1/V2 status, wake source flags, interrupt pending bits, and watchdog state.
Thermal-aware regulation	V1 regulator supports external PNP transistor with programmable activation thresholds (50/85 mA rising/falling) - distributes heat across PCB and avoids local hotspots.

Applications

Engine Control Unit (ECU)	Body Control Module (BCM)
Use Scenario: Real-time coordination of fuel injection, ignition timing, and exhaust gas recirculation using CAN-based sensor/actuator networks. IC Role / Device Role / Timing Role: UJA1076ATW/3V3,118 serves as central power and communication hub - supplies 3.3 V to MCU, conditions CAN bus signals, detects bus wake-up, and asserts LIMP on critical failure. Use Value: Enables cranking-compatible operation down to 4.5 V VBAT, withstands ±58 V transients during load dump, and guarantees deterministic reset behavior for ASIL-B–compliant firmware execution.	Use Scenario: Centralized management of door locks, lighting, HVAC, and window controls across distributed LIN/CAN nodes. IC Role / Device Role / Timing Role: UJA1076ATW/3V3,118 provides regulated 3.3 V power, enables remote flash programming via CAN, and monitors local switches via WAKE1/WAKE2 with ultra-low standby current. Use Value: Reduces total system standby current to <100 µA while retaining full wake-up responsiveness, supports secure OTA updates, and simplifies ECU design with integrated diagnostics and limp-home fallback.
Advanced Driver Assistance Systems (ADAS)	Electric Power Steering (EPS)
Use Scenario: Sensor fusion node aggregating radar, camera, and ultrasonic data for collision warning and lane-keeping assistance. IC Role / Device Role / Timing Role: UJA1076ATW/3V3,118 delivers stable 3.3 V supply to vision processor, isolates CAN traffic with dedicated V2 regulator, and reports thermal faults via INTN before OTP shutdown. Use Value: Maintains CAN communication integrity during EMI-rich environments (±6 kV IEC ESD), prevents data corruption via Window-mode watchdog, and ensures fail-operational readiness with LIMP-driven redundancy paths.	Use Scenario: High-reliability motor control unit managing torque assist, steering angle feedback, and fault containment in steer-by-wire systems. IC Role / Device Role / Timing Role: UJA1076ATW/3V3,118 acts as safety monitor - regulates MCU voltage, validates CAN health, triggers immediate LIMP output on overtemperature or V1 undervoltage, and enables cyclic self-test via SPI. Use Value: Meets ISO 26262 ASIL-C requirements through dual watchdog modes, independent V2 supply for CAN isolation, and hardware-enforced limp-home activation without MCU intervention.

Engine Control Unit (ECU)

Body Control Module (BCM)

Use Scenario: Real-time coordination of fuel injection, ignition timing, and exhaust gas recirculation using CAN-based sensor/actuator networks.

IC Role / Device Role / Timing Role: UJA1076ATW/3V3,118 serves as central power and communication hub - supplies 3.3 V to MCU, conditions CAN bus signals, detects bus wake-up, and asserts LIMP on critical failure.

Use Value: Enables cranking-compatible operation down to 4.5 V VBAT, withstands ±58 V transients during load dump, and guarantees deterministic reset behavior for ASIL-B–compliant firmware execution.

Use Scenario: Centralized management of door locks, lighting, HVAC, and window controls across distributed LIN/CAN nodes.

IC Role / Device Role / Timing Role: UJA1076ATW/3V3,118 provides regulated 3.3 V power, enables remote flash programming via CAN, and monitors local switches via WAKE1/WAKE2 with ultra-low standby current.

Use Value: Reduces total system standby current to <100 µA while retaining full wake-up responsiveness, supports secure OTA updates, and simplifies ECU design with integrated diagnostics and limp-home fallback.

Advanced Driver Assistance Systems (ADAS)

Electric Power Steering (EPS)

Use Scenario: Sensor fusion node aggregating radar, camera, and ultrasonic data for collision warning and lane-keeping assistance.

IC Role / Device Role / Timing Role: UJA1076ATW/3V3,118 delivers stable 3.3 V supply to vision processor, isolates CAN traffic with dedicated V2 regulator, and reports thermal faults via INTN before OTP shutdown.

Use Value: Maintains CAN communication integrity during EMI-rich environments (±6 kV IEC ESD), prevents data corruption via Window-mode watchdog, and ensures fail-operational readiness with LIMP-driven redundancy paths.

Use Scenario: High-reliability motor control unit managing torque assist, steering angle feedback, and fault containment in steer-by-wire systems.

IC Role / Device Role / Timing Role: UJA1076ATW/3V3,118 acts as safety monitor - regulates MCU voltage, validates CAN health, triggers immediate LIMP output on overtemperature or V1 undervoltage, and enables cyclic self-test via SPI.

Use Value: Meets ISO 26262 ASIL-C requirements through dual watchdog modes, independent V2 supply for CAN isolation, and hardware-enforced limp-home activation without MCU intervention.

Equivalent & Alternatives

The following parts are listed as comparable options for similar CAN SBC applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TJA1043TK/3	3.3 V CAN transceiver only - no integrated regulators, watchdog, or SPI; requires external power management IC.	Limited to transceiver-only roles; cannot replace UJA1076ATW/3V3,118 in full SBC applications requiring V1/V2 regulation and diagnostics.	Select when CAN physical layer isolation is needed without system-level power control or diagnostic reporting.
UJA1075ATW/3V3,118	Same HTSSOP32 package and 3.3 V regulator, but lacks watchdog (no 'W' suffix) and has reduced wake-up pin count (single WAKE).	Suitable for cost-sensitive, non-safety-critical modules where watchdog supervision and dual wake-up are not required.	Choose for simplified ECU designs where Window/Timeout watchdog and dual wake-up detection are unnecessary.

Compared with TJA1043TK/3 and UJA1076ATW/3V3,118, the UJA1076ATW/3V3,118 uniquely integrates full SBC functionality - combining 3.3 V regulation, CAN transceiver, watchdog, SPI, dual wake-up, and limp home - enabling single-chip ECU consolidation, whereas alternatives require supplemental ICs or sacrifice diagnostic depth.

Availability

UJA1076ATW/3V3,118 is available at Aetrix Electronics and suitable for automotive engine control, body electronics, and ADAS sensor nodes requiring stable component supply, long-term lifecycle assurance, and AEC-Q100 qualified sourcing.

Supply support for UJA1076ATW/3V3,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in CAN, SBC, and functional safety architectures.

The UJA1076ATW/3V3,118 belongs to NXP's Core System Basis Chip product line, engineered specifically to consolidate ECU power, communication, and safety functions into a single AEC-Q100 qualified device for next-generation automotive electronics.

FAQ

What is the nominal output voltage and accuracy of the main regulator in UJA1076ATW/3V3,118?

The UJA1076ATW/3V3,118 features a 3.3 V main regulator (V1) with ±2 % output voltage accuracy across temperature and load. This precision ensures reliable operation of connected microcontrollers and peripherals without requiring external trimming or compensation circuits.

Does UJA1076ATW/3V3,118 support remote firmware updates over CAN?

Yes, the UJA1076ATW/3V3,118 supports remote flash programming via the CAN bus. Its integrated high-speed CAN transceiver and SPI interface allow the host MCU to receive update packets over CAN and reconfigure SBC registers or initiate safe reboots during OTA operations.

How does the watchdog function in UJA1076ATW/3V3,118 differ between Window and Timeout modes?

In Window mode, the UJA1076ATW/3V3,118 requires watchdog triggers within a defined time window (first half of period); early or late triggers cause reset. In Timeout mode, any trigger resets the timer, and overflow sets a cyclic interrupt flag - only overflow with pending CI causes reset. Both modes use the same on-chip oscillator clock source.

What is the purpose of the SPLIT pin on UJA1076ATW/3V3,118?

The SPLIT pin on UJA1076ATW/3V3,118 outputs a stabilized common-mode voltage used with an external 60 Ω resistor to suppress recessive-level ringing on the CAN bus - especially beneficial in multi-node networks with long stubs or mismatched termination, improving signal integrity per ISO 11898-2.

Can UJA1076ATW/3V3,118 operate during automotive cranking conditions?

Yes, the UJA1076ATW/3V3,118 operates down to 4.5 V VBAT for the V1 regulator and 5.5 V for the V2 regulator - meeting ISO 7637 and ISO 16750-2 cranking requirements. Its undervoltage detection and reset logic ensure deterministic behavior even during severe battery dip events.

Is the HTSSOP32 package of UJA1076ATW/3V3,118 RoHS compliant and thermally optimized?

Yes, the UJA1076ATW/3V3,118 uses a Pb-free, RoHS- and dark green–compliant HTSSOP32 (SOT549-1) package with an exposed die pad. When soldered to PCB ground, it achieves low thermal resistance - critical for sustained 250 mA V1 output and extended operation in under-hood ambient temperatures up to 125 °C.

UJA1076ATW/3V3,118 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: -

Package/Case:: 32-TSSOP (0.240", 6.10mm Width) Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Not For New Designs

Applications:: -

Interface:: SPI Serial

Voltage - Supply:: 4.5V ~ 28V

Supplier Device Package:: 32-HTSSOP

Grade:: Automotive

Qualification:: -

Mounting Type:: Surface Mount

UJA1076ATW/3V3,118 FAQ

1.How can I place an order for UJA1076ATW/3V3,118 through Aetrix?

Please submit a Request for Quotation (RFQ) for UJA1076ATW/3V3,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for UJA1076ATW/3V3,118 reliable?

The price and inventory of UJA1076ATW/3V3,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1076ATW/3V3,118 is usually 5 days.

3.What payment methods are accepted for UJA1076ATW/3V3,118?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1076ATW/3V3,118 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for UJA1076ATW/3V3,118?

UJA1076ATW/3V3,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your UJA1076ATW/3V3,118 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for UJA1076ATW/3V3,118?

For technical support, including UJA1076ATW/3V3,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1076ATW/3V3,118 requirements.

6.How does Aetrix verify that UJA1076ATW/3V3,118 is sourced from the original manufacturer or authorized distributors?

All UJA1076ATW/3V3,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1076ATW/3V3,118 meets industry standards.

7.What is the process for return or replacement of UJA1076ATW/3V3,118?

All UJA1076ATW/3V3,118 units undergo pre-shipment inspection (PSI). If there is an issue with UJA1076ATW/3V3,118, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The UJA1076ATW/3V3,118 part is unused and in its original packaging.

Return procedure for UJA1076ATW/3V3,118:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…