Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Interface > Specialized

NXP Semiconductors UJA1076ATW/3V3/1J

Name: UJA1076ATW/3V3/1J
Brand: NXP Semiconductors
SKU: UJA1076ATW/3V3/1J
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: UJA1076ATW/3V3/1J

Manufacturer:: NXP Semiconductors

Category:: Specialized

Package:: 32-TSSOP (0.240", 6.10mm Width) Exposed Pad

Datasheet:: UJA1076ATW/3V3/1J.pdf

Description:: IC INTFACE SPECIALIZED 32HTSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,061

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

UJA1076ATW/3V3/1J from NXP Semiconductors is a high-speed CAN core System Basis Chip (SBC) integrating a 3.3 V/250 mA microcontroller regulator, ISO 11898-2/5-compliant CAN transceiver, SPI interface, dual local wake-up inputs, and limp home output - designed for automotive ECU power and communication management in engine control, body electronics, and ADAS sensor nodes.

For engineers reviewing the UJA1076ATW/3V3/1J datasheet, UJA1076ATW/3V3/1J pinout, UJA1076ATW/3V3/1J application, or UJA1076ATW/3V3/1J equivalent, this page delivers verified technical context, exact pin functions, automotive-grade EMC/ESD specs, regulator accuracy and cranking behavior, watchdog timing modes, and real-world ECU integration constraints - all confirmed from NXP's Rev. 3.0 product data sheet dated 10 December 2024.

Technical Context

The UJA1076ATW/3V3/1J implements a dedicated automotive SBC architecture with independent V1 (3.3 V, ±2 %, 250 mA) and V2 (5 V) regulators, enabling simultaneous microcontroller supply and CAN transceiver biasing while maintaining bus floating behavior during power-off. Its SPI interface operates full-duplex with register-mapped diagnostics and mode control.

It supports three system operating modes - Standby (V1 active, CAN Lowpower/Off), Normal (CAN Active/Lowpower, V2 configurable), and Sleep (V1/V2 off, wake-up capable) - managed via the Mode_Control register (MC bits), with Overtemp mode triggering limp home activation and forced reset at Tth(act)otp.

Key Specifications

Parameter	Value and Actual Design Meaning
CAN Standard	ISO 11898-2:2003 and ISO 11898-5:2006 compliant high-speed CAN transceiver; interoperable with TJA1042.
V1 Regulator Output	3.3 V ±2 %, up to 250 mA; supports external PNP transistor for thermal load sharing; operates down to 4.5 V VBAT (cranking).
V2 Regulator Output	5 V dedicated supply for internal CAN transceiver; undervoltage warning at 90 % nominal; switchable off.
Watchdog Modes	Window, Timeout, and Off modes; programmable period (8–4096 ms); on-chip oscillator clock source; WDOFF pin disables watchdog.
Wake-up Capability	Dual AI wake-up inputs (WAKE1/WAKE2); selectable 16 ms or 64 ms sampling via WBIAS; CAN bus wake-up supported in Lowpower mode.
EMC/ESD Protection	±8 kV HBM ESD on CAN/wake-up pins; ±6 kV IEC 61000-4-2; ±58 V short-circuit proof CANH/CANL; ISO 7637-3 transient protection.
Package	HTSSOP32 (SOT549-1); 6.1 mm × 11 mm; 0.65 mm pitch; exposed die pad for thermal performance.

Pinout & Package

UJA1076ATW/3V3/1J uses the HTSSOP32 package (SOT549-1) with 32 leads, 6.1 mm body width, 0.65 mm lead pitch, and an exposed thermal pad requiring soldering to PCB ground for optimal electrical and thermal performance.

Pin/Terminal	Circuit Role	Design Meaning
V1 (Pin 4)	Analog output	3.3 V regulated supply for microcontroller and peripherals; ±2 % accuracy; supports external PNP extension.
RSTN (Pin 6)	Input/output	Bidirectional reset line with programmable power-on reset length; drives LOW during Overtemp or Sleep mode.
INTN (Pin 7)	Output	Active-low interrupt signal indicating V1/V2 undervoltage, wake-up events, cyclic interrupts, or power-on status.
EN (Pin 8)	Output	Global enable output for controlling safety-critical hardware; driven HIGH only in Normal mode when ENC = 1.
SDI/SDO/SCK/SCSN (Pins 9–12)	SPI interface	Full-duplex SPI (16-bit) for configuration, status readback, and diagnostic access; SCSN active-low chip select.
TXDC/RXDC (Pins 13–14)	CAN logic interface	Digital transmit/receive data lines connecting to MCU's CAN controller; isolated from physical bus layer.
CANH/CANL (Pins 21–22)	CAN bus interface	High-speed differential CAN bus terminals; ±58 V short-circuit protected; floating when powered off.
WAKE1/WAKE2 (Pins 18–19)	Analog input	Local wake-up inputs with configurable sampling (16/64 ms) and wake-source detection; ±8 kV HBM ESD rated.
LIMP (Pin 17)	Output	Active-low limp home output activated during Overtemp mode or software-triggered failure; drives LOW to engage fail-safe hardware.
V2 (Pin 20)	Analog output	5 V dedicated regulator for internal CAN transceiver; independent of V1; stable down to 5.5 V VBAT during cranking.
SPLIT (Pin 24)	Output	CAN common-mode stabilization output used with external 60 Ω resistor to reduce bus reflections and improve EMC.
WBIAS (Pin 28)	Analog output	Bias control for external wake-up pull-up; selectable 16 ms or 64 ms sampling window; enables low-current standby operation.
VEXCTRL/VEXCC (Pins 31–29)	External PNP interface	VEXCTRL drives base of external PNP; VEXCC monitors collector current; enables scalable current delivery beyond 250 mA.
BAT (Pin 32)	Power supply	Main battery input (VBAT); powers internal circuitry and regulators; supports operation per ISO 7637 and ISO 16750-2.

Key Features

Feature	Design Value
Integrated CAN ECU functions	Combines high-speed CAN transceiver, dual regulators (V1/V2), SPI, watchdog, wake-up inputs, and limp home output in one HTSSOP32 package - eliminating discrete BOM components and reducing PCB area.
Automotive-grade reliability	Meets ISO 11898-2/5, ISO 7637-3, ISO 16750-2; ±8 kV HBM / ±6 kV IEC 61000-4-2 ESD; ±58 V CAN bus short-circuit tolerance; overtemperature shutdown with limp home activation.
Intelligent power sequencing	Controlled startup behavior ensures microcontroller always initializes in known state; safe transitions between Off/Standby/Normal/Sleep/Overtemp modes via register-controlled MC bits and status reporting.
Scalable microcontroller supply	V1 delivers 3.3 V ±2 % at up to 250 mA; external PNP support extends current capability and distributes thermal load across PCB - critical for sustained ECU operation under load.
Diagnostic-ready SPI interface	16-bit full-duplex SPI provides real-time access to WD_and_Status, Mode_Control, Int_Control, and Int_Status registers - enabling precise fault logging, watchdog tuning, and wake-up source identification.

Applications

Engine Control Unit (ECU)	Body Control Module (BCM)
Use Scenario: Centralized power and communication management for gasoline/diesel engine ECUs handling fuel injection, ignition timing, and OBD-II diagnostics. IC Role / Device Role / Timing Role: Core SBC providing regulated 3.3 V supply to MCU, ISO-compliant CAN bus interface, wake-up via crankshaft/camshaft sensors, and limp home activation during thermal fault. Use Value: Enables fail-safe engine operation under cranking (VBAT ≥ 4.5 V), withstands automotive transients, and reduces component count by integrating regulator, transceiver, and watchdog.	Use Scenario: Power and network interface for vehicle body electronics including door modules, lighting control, and climate systems. IC Role / Device Role / Timing Role: Supplies 3.3 V to body MCU, manages CAN bus connectivity, detects local wake-up from door handle switches or key fob RF receivers, and signals faults via LIMP output. Use Value: Supports ultra-low standby current with synchronized wake-up sampling (16/64 ms), meets stringent EMC requirements for cabin electronics, and simplifies layout with single-package integration.
ADAS Sensor Node	Electric Power Steering (EPS)
Use Scenario: Compact, robust interface for radar or camera sensor ECUs requiring reliable CAN communication and thermal-safe operation near engine bay. IC Role / Device Role / Timing Role: Delivers stable 3.3 V to imaging MCU, isolates CANH/CANL with ±58 V short-circuit protection, triggers limp home on overtemperature, and reports status via SPI for ASIL-B-aware diagnostics. Use Value: Maintains CAN functionality during voltage dips (ISO 16750-2), provides detailed interrupt sources (V1UV, WAKE1, CI), and enables rapid fault recovery without MCU intervention.	Use Scenario: Safety-critical power and communication interface for EPS ECUs where motor torque control depends on deterministic CAN messaging and supply stability. IC Role / Device Role / Timing Role: Powers EPS MCU with ±2 % accurate 3.3 V supply, enables CAN bus wake-up from vehicle start, asserts LIMP output on thermal runaway, and supports remote flash programming via CAN. Use Value: Guarantees functional safety through overtemperature shutdown, bidirectional RSTN with configurable reset timing, and independent V2 supply ensuring CAN transceiver remains operational even if V1 fails.

Engine Control Unit (ECU)

Body Control Module (BCM)

Use Scenario: Centralized power and communication management for gasoline/diesel engine ECUs handling fuel injection, ignition timing, and OBD-II diagnostics.

IC Role / Device Role / Timing Role: Core SBC providing regulated 3.3 V supply to MCU, ISO-compliant CAN bus interface, wake-up via crankshaft/camshaft sensors, and limp home activation during thermal fault.

Use Value: Enables fail-safe engine operation under cranking (VBAT ≥ 4.5 V), withstands automotive transients, and reduces component count by integrating regulator, transceiver, and watchdog.

Use Scenario: Power and network interface for vehicle body electronics including door modules, lighting control, and climate systems.

IC Role / Device Role / Timing Role: Supplies 3.3 V to body MCU, manages CAN bus connectivity, detects local wake-up from door handle switches or key fob RF receivers, and signals faults via LIMP output.

Use Value: Supports ultra-low standby current with synchronized wake-up sampling (16/64 ms), meets stringent EMC requirements for cabin electronics, and simplifies layout with single-package integration.

ADAS Sensor Node

Electric Power Steering (EPS)

Use Scenario: Compact, robust interface for radar or camera sensor ECUs requiring reliable CAN communication and thermal-safe operation near engine bay.

IC Role / Device Role / Timing Role: Delivers stable 3.3 V to imaging MCU, isolates CANH/CANL with ±58 V short-circuit protection, triggers limp home on overtemperature, and reports status via SPI for ASIL-B-aware diagnostics.

Use Value: Maintains CAN functionality during voltage dips (ISO 16750-2), provides detailed interrupt sources (V1UV, WAKE1, CI), and enables rapid fault recovery without MCU intervention.

Use Scenario: Safety-critical power and communication interface for EPS ECUs where motor torque control depends on deterministic CAN messaging and supply stability.

IC Role / Device Role / Timing Role: Powers EPS MCU with ±2 % accurate 3.3 V supply, enables CAN bus wake-up from vehicle start, asserts LIMP output on thermal runaway, and supports remote flash programming via CAN.

Use Value: Guarantees functional safety through overtemperature shutdown, bidirectional RSTN with configurable reset timing, and independent V2 supply ensuring CAN transceiver remains operational even if V1 fails.

Equivalent & Alternatives

The following parts are listed as comparable options for similar CAN SBC applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TJA1043TK/3	Single-chip high-speed CAN transceiver only (no regulators, no watchdog, no SPI); 3.3 V IO-compatible; smaller SO8 package.	Lacks integrated power management and diagnostics; requires external 3.3 V regulator and microcontroller-level watchdog implementation.	Select when only physical layer interface is needed and system-level power/control is handled elsewhere.
UJA1075ATW/3V3/1J	Same SBC family but lacks limp home output (LIMP pin absent); identical V1/V2 regulators, CAN transceiver, SPI, and watchdog features.	Not suitable for applications requiring hardware-level fail-safe activation (e.g., EPS, brake-by-wire) where limp home signaling is mandated.	Choose when cost reduction is prioritized and limp home functionality is not required by system safety architecture.

Compared with UJA1076ATW/3V3/1J, TJA1043TK/3 offers minimal footprint but shifts power and safety responsibility to external components, while UJA1075ATW/3V3/1J removes the LIMP output - making it unsuitable for ASIL-B/C systems needing hardware-initiated fail-safe response.

Availability

UJA1076ATW/3V3/1J is available at Aetrix Electronics and suitable for automotive engine control, body electronics, ADAS sensor nodes, and electric power steering systems requiring stable component supply, long-term lifecycle support, and AEC-Q100-qualified sourcing.

Supply support for UJA1076ATW/3V3/1J includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in CAN, SBC, and functional safety architectures.

The UJA1076ATW/3V3/1J belongs to NXP's System Basis Chip portfolio, engineered specifically for automotive Electronic Control Units to consolidate power regulation, high-speed CAN communication, and safety-critical monitoring into a single AEC-Q100-qualified device.

FAQ

What is the nominal output voltage and accuracy of the main regulator in UJA1076ATW/3V3/1J?

The UJA1076ATW/3V3/1J features a 3.3 V main regulator (V1) with ±2 % output voltage accuracy across temperature and load conditions. This precision ensures reliable operation of connected microcontrollers and peripherals, especially during voltage transients such as engine cranking where VBAT may drop to 4.5 V - a condition explicitly supported per ISO 16750-2.

Does UJA1076ATW/3V3/1J include a watchdog timer, and how is it configured?

Yes, UJA1076ATW/3V3/1J includes an advanced independent watchdog with Window, Timeout, and Off modes. It is clocked by an on-chip oscillator and configured via the WD_and_Status register (bits WMC and NWP). The default watchdog period is 128 ms, and the WDOFF pin allows hardware disablement - critical for development and safe boot sequences in automotive ECUs.

How does the limp home function operate in UJA1076ATW/3V3/1J?

The limp home output (LIMP pin) in UJA1076ATW/3V3/1J is driven LOW during Overtemp mode or when software sets the LHC bit - activating external fail-safe hardware. This behavior is hardware-enforced and independent of MCU control, ensuring immediate response to thermal faults or critical failures, which is essential for ASIL-B/C automotive systems like EPS or braking modules.

Can UJA1076ATW/3V3/1J support remote firmware updates over CAN?

Yes, UJA1076ATW/3V3/1J supports remote flash programming via the CAN bus. Its integrated high-speed CAN transceiver complies with ISO 11898-2:2003 and ISO 11898-5:2006, and its wake-up capability (via bus activity or local inputs) enables secure, low-power entry into programming mode - a requirement for OTA updates in modern vehicle architectures.

What package type and thermal considerations apply to UJA1076ATW/3V3/1J?

UJA1076ATW/3V3/1J uses the HTSSOP32 (SOT549-1) package with an exposed die pad. For optimal thermal and electrical performance, the pad must be soldered to PCB ground. This design lowers thermal resistance and supports continuous 250 mA V1 output - especially important when extended current delivery is enabled via external PNP transistor connections at VEXCTRL and VEXCC pins.

UJA1076ATW/3V3/1J Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: -

Package/Case:: 32-TSSOP (0.240", 6.10mm Width) Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Not For New Designs

Applications:: -

Interface:: SPI Serial

Voltage - Supply:: 4.5V ~ 28V

Supplier Device Package:: 32-HTSSOP

Grade:: Automotive

Qualification:: -

Mounting Type:: Surface Mount

UJA1076ATW/3V3/1J FAQ

1.How can I place an order for UJA1076ATW/3V3/1J through Aetrix?

Please submit a Request for Quotation (RFQ) for UJA1076ATW/3V3/1J on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for UJA1076ATW/3V3/1J reliable?

The price and inventory of UJA1076ATW/3V3/1J are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1076ATW/3V3/1J is usually 5 days.

3.What payment methods are accepted for UJA1076ATW/3V3/1J?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1076ATW/3V3/1J transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for UJA1076ATW/3V3/1J?

UJA1076ATW/3V3/1J orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your UJA1076ATW/3V3/1J order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for UJA1076ATW/3V3/1J?

For technical support, including UJA1076ATW/3V3/1J datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1076ATW/3V3/1J requirements.

6.How does Aetrix verify that UJA1076ATW/3V3/1J is sourced from the original manufacturer or authorized distributors?

All UJA1076ATW/3V3/1J products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1076ATW/3V3/1J meets industry standards.

7.What is the process for return or replacement of UJA1076ATW/3V3/1J?

All UJA1076ATW/3V3/1J units undergo pre-shipment inspection (PSI). If there is an issue with UJA1076ATW/3V3/1J, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The UJA1076ATW/3V3/1J part is unused and in its original packaging.

Return procedure for UJA1076ATW/3V3/1J:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…