Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Interface > Specialized

NXP Semiconductors UJA1076ATW/3V3/WD,

Name: UJA1076ATW/3V3/WD,
Brand: NXP Semiconductors
SKU: UJA1076ATW/3V3/WD,
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: UJA1076ATW/3V3/WD,

Manufacturer:: NXP Semiconductors

Category:: Specialized

Package:: 32-TSSOP (0.240", 6.10mm Width) Exposed Pad

Datasheet:: UJA1076ATW/3V3/WD,.pdf

Description:: IC INTFACE SPECIALIZED 32HTSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,426

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

UJA1076ATW/3V3/WD from NXP Semiconductors is a high-speed CAN core System Basis Chip (SBC) integrating a 3.3 V/250 mA microcontroller regulator, ISO 11898-2/5-compliant CAN transceiver, independent watchdog (Window/Timeout/Off modes), SPI interface, and dual local wake-up inputs - designed for automotive ECU power management and network interface consolidation.

For engineers reviewing the UJA1076ATW/3V3/WD datasheet, UJA1076ATW/3V3/WD pinout, UJA1076ATW/3V3/WD application, or UJA1076ATW/3V3/WD equivalent, this SBC delivers verified CAN bus protection (±58 V short-circuit, ISO 7637-3 transient immunity), limp home output activation on system fault, and configurable V1 undervoltage reset thresholds (70 % or 90 % of nominal) critical for engine control and ADAS domain controllers.

Technical Context

The UJA1076ATW/3V3/WD implements a state-machine-based system controller managing Off/Standby/Normal/Sleep/Overtemp mode transitions triggered by VBAT thresholds, wake events, or software register writes. Its dual-regulator architecture isolates V1 (3.3 V microcontroller supply) from V2 (5 V CAN transceiver supply), enabling independent enable/disable control and cranking resilience (V1 operational down to 4.5 V).

SPI communication uses full-duplex 16-bit framing with register-mapped access (WD_and_Status, Mode_Control, Int_Control, Int_Status), while the watchdog operates from an on-chip oscillator independent of V1/V2 - supporting deterministic timing even during regulator brownouts. The CAN transceiver features SPLIT pin stabilization and floating bus pins in Off mode per ISO 11898-2 requirements.

Key Specifications

Parameter	Value and Actual Design Meaning
CAN Standard Compliance	ISO 11898-2:2003 and ISO 11898-5:2006 - ensures interoperability with TJA1042 and legacy automotive networks
Main Regulator Output (V1)	3.3 V ±2 %, 250 mA max - powers MCU and peripherals; supports external PNP for thermal load sharing
CAN Regulator Output (V2)	5 V dedicated supply - isolated from V1 to improve EMC and enable V2 disable during low-power states
Watchdog Modes	Window, Timeout, Off - programmable via WD_and_Status register; default period 128 ms; WDOFF pin disables hardware watchdog
Wake-up Inputs	WAKE1/WAKE2 with selectable 16 ms or 64 ms sampling - enables ultra-low-current Standby operation with switch biasing via WBIAS
Bus Fault Protection	±58 V short-circuit proof on CANH/CANL - prevents damage during load dump or reverse battery conditions
Thermal Shutdown	Overtemperature protection with hysteresis - forces Overtemp mode, drives RSTN LOW and activates LIMP output on chip overheat

Pinout & Package

UJA1076ATW/3V3/WD is housed in a 32-pin HTSSOP package (6.1 mm × 11 mm, 0.65 mm pitch) with exposed thermal pad requiring PCB ground connection for optimal thermal and electrical performance.

Pin/Terminal	Circuit Role	Design Meaning
V1	Main regulator output	3.3 V supply for MCU and peripherals; undervoltage warning/reset at 90 % or 70 % of nominal
RSTN	Bidirectional reset I/O	Drives LOW on power-on, watchdog overflow, or overtemperature; supports variable POR length for diverse MCUs
INTN	Interrupt output	Signals V1/V2 undervoltage, CAN/local wake-up, cyclic, or power-on events; individually maskable via Int_Control
EN	Enable output	Drives HIGH in Normal mode when ENC = 1 - controls external safety-critical hardware enable logic
SDI/SDO/SCK/SCSN	SPI interface	Full-duplex 16-bit communication with register read/write access; SDO floats when SCSN HIGH
TXDC/RXDC	CAN data interface	Digital-level signals between MCU CAN controller and integrated transceiver; decoupled from bus physical layer
CANH/CANL	CAN bus terminals	High-speed differential bus interface with ±58 V short-circuit tolerance and ISO 7637-3 transient protection
WAKE1/WAKE2	Local wake-up inputs	Analog inputs with programmable sampling; support closed-switch detection in Standby via WBIAS biasing
LIMP	Limp home output	Active-LOW signal activated on Overtemp or software-triggered limp home warning - enables fail-safe hardware response
WDOFF	Watchdog disable input	HIGH level disables watchdog independently of register settings - provides hardware override for functional safety
V2	CAN transceiver regulator	5 V supply dedicated to internal CAN PHY; can be disabled to reduce quiescent current in Sleep/Standby
SPLIT	CAN common-mode stabilizer	Output for external 60 Ω resistor to stabilize recessive bus level - improves signal integrity on unterminated stubs
VEXCTRL/VEXCC	External PNP control	VEXCTRL drives base; VEXCC monitors collector current - enables scalable current delivery beyond 250 mA with PCB heat distribution
BAT	Battery input	Direct connection to vehicle battery (4.5 V–27 V); powers internal oscillator and regulators; triggers mode transitions at Vth(det)pon/poff

Key Features

Feature	Design Value
Integrated CAN transceiver + dual regulators	Replaces discrete CAN PHY, LDOs, and watchdog ICs - reduces BOM count and PCB area in ECU designs
Configurable V1 undervoltage reset threshold	Selectable 70 % or 90 % V1 nominal - supports both fast-recovery and fail-safe reset strategies across MCU families
Independent V2 regulator for CAN PHY	Eliminates coupling between MCU supply noise and CAN bus signaling - improves EMC margin per CISPR 25 Class 5
WBIAS-controlled wake-up sampling	Reduces standby current by >50 % vs continuous sampling - enables <100 µA Standby with wake detection active
LIMP output with Overtemp activation	Hardware-enforced fail-safe path - asserts LIMP on thermal shutdown without MCU intervention for ASIL-B compliance
SPI register mapping with read-only access	Prevents accidental register corruption - status registers (e.g., WD_and_Status) readable without side effects

Applications

Engine Control Unit (ECU)	Advanced Driver Assistance Systems (ADAS)
Use Scenario: Real-time engine parameter monitoring and actuator control in gasoline/diesel powertrains under harsh voltage transients (load dump, cranking). IC Role / Device Role / Timing Role: Core SBC providing regulated 3.3 V MCU supply, CAN bus interface, and controlled power sequencing - ensuring deterministic startup and fault recovery. Use Value: Maintains V1 regulation down to 4.5 V during cranking (ISO 16750-2), supports remote flash programming via CAN, and delivers ±58 V bus fault tolerance for long-term reliability.	Use Scenario: Sensor fusion module aggregating radar, camera, and ultrasonic data in centralized domain controllers with strict functional safety requirements. IC Role / Device Role / Timing Role: Power management and network interface hub - supplies vision processor, manages CAN FD communication, and triggers limp home on thermal runaway. Use Value: LIMP output activation during Overtemp mode enables immediate mechanical fail-safe (e.g., brake assist engagement) without software dependency - supporting ASIL-B decomposition.
Body Control Module (BCM)	Electric Power Steering (EPS)
Use Scenario: Centralized vehicle body electronics managing lighting, door locks, and climate control via multi-node CAN network with low quiescent current demands. IC Role / Device Role / Timing Role: Low-power SBC enabling <100 µA Standby current via WBIAS-synchronized wake-up sampling and V2 disable - extending battery life in parked state. Use Value: Dual wake-up inputs (WAKE1/WAKE2) support mechanical switch detection without external biasing; SPLIT pin stabilizes bus on daisy-chained topology.	Use Scenario: High-reliability steering assist system requiring redundant power paths, real-time torque feedback, and fail-operational behavior during faults. IC Role / Device Role / Timing Role: Safety-critical SBC delivering EN output to gate external safety MOSFETs and generating hardware-reset pulses on watchdog timeout or V1 undervoltage. Use Value: Bidirectional RSTN with programmable POR length synchronizes with EPS MCU reset timing; ±6 kV IEC 61000-4-2 ESD on CAN pins ensures robustness in motor-noise environments.

Engine Control Unit (ECU)

Advanced Driver Assistance Systems (ADAS)

Use Scenario: Real-time engine parameter monitoring and actuator control in gasoline/diesel powertrains under harsh voltage transients (load dump, cranking).

IC Role / Device Role / Timing Role: Core SBC providing regulated 3.3 V MCU supply, CAN bus interface, and controlled power sequencing - ensuring deterministic startup and fault recovery.

Use Value: Maintains V1 regulation down to 4.5 V during cranking (ISO 16750-2), supports remote flash programming via CAN, and delivers ±58 V bus fault tolerance for long-term reliability.

Use Scenario: Sensor fusion module aggregating radar, camera, and ultrasonic data in centralized domain controllers with strict functional safety requirements.

IC Role / Device Role / Timing Role: Power management and network interface hub - supplies vision processor, manages CAN FD communication, and triggers limp home on thermal runaway.

Use Value: LIMP output activation during Overtemp mode enables immediate mechanical fail-safe (e.g., brake assist engagement) without software dependency - supporting ASIL-B decomposition.

Body Control Module (BCM)

Electric Power Steering (EPS)

Use Scenario: Centralized vehicle body electronics managing lighting, door locks, and climate control via multi-node CAN network with low quiescent current demands.

IC Role / Device Role / Timing Role: Low-power SBC enabling <100 µA Standby current via WBIAS-synchronized wake-up sampling and V2 disable - extending battery life in parked state.

Use Value: Dual wake-up inputs (WAKE1/WAKE2) support mechanical switch detection without external biasing; SPLIT pin stabilizes bus on daisy-chained topology.

Use Scenario: High-reliability steering assist system requiring redundant power paths, real-time torque feedback, and fail-operational behavior during faults.

IC Role / Device Role / Timing Role: Safety-critical SBC delivering EN output to gate external safety MOSFETs and generating hardware-reset pulses on watchdog timeout or V1 undervoltage.

Use Value: Bidirectional RSTN with programmable POR length synchronizes with EPS MCU reset timing; ±6 kV IEC 61000-4-2 ESD on CAN pins ensures robustness in motor-noise environments.

Equivalent & Alternatives

The following parts are listed as comparable options for similar CAN SBC applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TJA1043TK/3	Single-function high-speed CAN transceiver only - no regulators, watchdog, or SPI; 14-pin SOIC package	Requires external LDO, MCU reset IC, and wake-up circuitry - increases BOM and layout complexity	Choose when only CAN PHY functionality is needed and space/power constraints allow discrete implementation
UJA1169ATW/3V3/WD	Next-generation SBC with CAN FD support, higher V1 current (350 mA), and enhanced diagnostics - same HTSSOP32 footprint	Supports faster firmware updates and higher-bandwidth sensor data; requires updated SPI register handling	Choose for new designs targeting CAN FD migration or needing >250 mA MCU supply with identical pinout

Compared with TJA1043TK/3, UJA1076ATW/3V3/WD consolidates power, interface, and safety functions into one IC - reducing design risk and validation effort. Against UJA1169ATW/3V3/WD, it offers proven qualification for legacy CAN 2.0B systems with lower cost and mature toolchain support.

Availability

UJA1076ATW/3V3/WD is available at Aetrix Electronics and suitable for automotive engine control, ADAS domain controllers, body electronics, and electric power steering systems requiring stable component supply across extended temperature ranges (−40 °C to +150 °C).

Supply support for UJA1076ATW/3V3/WD includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications - with deep expertise in automotive-grade analog and mixed-signal ICs.

The UJA1076ATW/3V3/WD belongs to NXP's System Basis Chip portfolio, engineered specifically for automotive ECU consolidation - integrating power, communication, and safety functions to meet ISO 26262 ASIL-B requirements in cost-sensitive modules.

FAQ

What is the nominal output voltage of the main regulator in UJA1076ATW/3V3/WD?

The UJA1076ATW/3V3/WD features a fixed 3.3 V main regulator (V1) with ±2 % accuracy over temperature and load. This output powers the connected microcontroller and its peripherals, and supports external PNP transistor augmentation for current scaling beyond 250 mA. The "3V3" in the part number explicitly denotes this 3.3 V configuration.

Does UJA1076ATW/3V3/WD include a watchdog timer, and how is it configured?

Yes, UJA1076ATW/3V3/WD includes an advanced independent watchdog with Window, Timeout, and Off modes - enabled by the "W" suffix in the part number. It is clocked by an on-chip oscillator independent of V1/V2, and configured via the WD_and_Status register (bits WMC and NWP). The default watchdog period is 128 ms, and hardware disable is possible via the WDOFF pin.

How does the UJA1076ATW/3V3/WD handle wake-up events in low-power modes?

The UJA1076ATW/3V3/WD supports wake-up via CAN bus activity or two dedicated local inputs (WAKE1/WAKE2). In Standby mode, wake-up detection remains fully active with configurable sampling (16 ms or 64 ms) using the WBIAS pin to bias external switches - enabling sub-100 µA quiescent current while maintaining responsiveness. Wake-up sources are reported in the WD_and_Status register (WLS1/WLS2 bits).

What protection features does the CAN transceiver in UJA1076ATW/3V3/WD provide?

The integrated high-speed CAN transceiver in UJA1076ATW/3V3/WD provides ±58 V short-circuit protection on CANH/CANL, ±8 kV HBM ESD, ±6 kV IEC 61000-4-2 ESD, and transient immunity per ISO 7637-3. It also features floating bus pins in Off mode and a SPLIT output for recessive-level stabilization - meeting stringent automotive EMC and ruggedness requirements.

Can UJA1076ATW/3V3/WD supply both the microcontroller and the internal CAN transceiver from the same regulator?

No. UJA1076ATW/3V3/WD uses separate regulators: V1 (3.3 V) supplies the microcontroller and peripherals, while V2 (5 V) exclusively powers the internal CAN transceiver. This isolation prevents MCU supply noise from affecting CAN signal integrity and allows V2 to be disabled in Sleep/Standby modes - reducing total system quiescent current without compromising CAN wake-up capability.

UJA1076ATW/3V3/WD, Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: -

Package/Case:: 32-TSSOP (0.240", 6.10mm Width) Exposed Pad

Packaging:: Tube

Product Status:: Active

Applications:: -

Interface:: SPI Serial

Voltage - Supply:: 4.5V ~ 28V

Supplier Device Package:: 32-HTSSOP

Grade:: Automotive

Qualification:: -

Mounting Type:: Surface Mount

UJA1076ATW/3V3/WD, FAQ

1.How can I place an order for UJA1076ATW/3V3/WD, through Aetrix?

Please submit a Request for Quotation (RFQ) for UJA1076ATW/3V3/WD, on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for UJA1076ATW/3V3/WD, reliable?

The price and inventory of UJA1076ATW/3V3/WD, are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1076ATW/3V3/WD, is usually 5 days.

3.What payment methods are accepted for UJA1076ATW/3V3/WD,?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1076ATW/3V3/WD, transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for UJA1076ATW/3V3/WD,?

UJA1076ATW/3V3/WD, orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your UJA1076ATW/3V3/WD, order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for UJA1076ATW/3V3/WD,?

For technical support, including UJA1076ATW/3V3/WD, datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1076ATW/3V3/WD, requirements.

6.How does Aetrix verify that UJA1076ATW/3V3/WD, is sourced from the original manufacturer or authorized distributors?

All UJA1076ATW/3V3/WD, products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1076ATW/3V3/WD, meets industry standards.

7.What is the process for return or replacement of UJA1076ATW/3V3/WD,?

All UJA1076ATW/3V3/WD, units undergo pre-shipment inspection (PSI). If there is an issue with UJA1076ATW/3V3/WD,, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The UJA1076ATW/3V3/WD, part is unused and in its original packaging.

Return procedure for UJA1076ATW/3V3/WD,:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…