NXP Semiconductors UJA1076ATW/3V3WD,1
- Part No.:
- UJA1076ATW/3V3WD,1
- Manufacturer:
- NXP Semiconductors
- Category:
- Specialized
- Package:
- 32-TSSOP (0.240", 6.10mm Width) Exposed Pad
- Datasheet:
-
UJA1076ATW/3V3WD,1.pdf
- Description:
- IC INTFACE SPECIALIZED 32HTSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,261
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UJA1076ATW/3V3WD,1 from NXP Semiconductors is a high-speed CAN core System Basis Chip (SBC) integrating a 3.3 V/250 mA microcontroller voltage regulator (V1), a dedicated 5 V CAN transceiver regulator (V2), ISO 11898-2/5-compliant CAN transceiver, SPI interface, dual local wake-up inputs, limp home output, and advanced watchdog with Window/Timeout modes. It replaces discrete ECU power, interface, and safety functions in automotive body control modules and gateway ECUs.
For engineers reviewing the UJA1076ATW/3V3WD,1 datasheet, UJA1076ATW/3V3WD,1 pinout, UJA1076ATW/3V3WD,1 application, or UJA1076ATW/3V3WD,1 equivalent, key selection considerations include its 3.3 V V1 regulator accuracy (±2 %), ±58 V short-circuit protected CAN bus pins, HTSSOP32 thermal-enhanced package, watchdog programmability via SPI, and support for remote flash programming over CAN.
Technical Context
The UJA1076ATW/3V3WD,1 implements a state-machine-based system controller managing Off/Standby/Normal/Sleep/Overtemp mode transitions triggered by VBAT thresholds, wake events, or register writes. Its CAN transceiver features SPLIT pin for recessive bus stabilization and floating bus pins in Off mode per ISO 11898-5.
Power management includes dual regulators: V1 (3.3 V, ±2 %, 250 mA, extendable with external PNP) and V2 (5 V, switchable, undervoltage warning at 90 %). Wake-up sources-CAN activity, WAKE1/WAKE2 inputs, and cyclic timer-are detectable and reportable via SPI registers including WD_and_Status and Int_Status.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CAN Standard | ISO 11898-2:2003 and ISO 11898-5:2006 compliant high-speed CAN physical layer |
| V1 Output Voltage | 3.3 V ±2 % - supplies microcontroller and peripherals; supports cranking down to 4.5 V VBAT |
| V1 Current Capability | 250 mA continuous; extendable with external PNP transistor for thermal distribution |
| Watchdog Modes | Window, Timeout, and Off - programmable via SPI with default 128 ms period and independent on-chip oscillator |
| CAN Bus Protection | ±58 V short-circuit proof; ±8 kV HBM ESD; ±6 kV IEC 61000-4-2 ESD; transient protection per ISO 7637-3 |
| SPI Interface | Full-duplex 16-bit SPI with read-only register access and configurable interrupt signaling |
| Package | HTSSOP32 (SOT549-1), 6.1 mm × 11 mm, 0.65 mm pitch, exposed die pad for thermal dissipation |
Pinout & Package
UJA1076ATW/3V3WD,1 uses the HTSSOP32 (SOT549-1) package: plastic thermal enhanced thin shrink small outline, 32 leads, 6.1 mm body width, 0.65 mm lead pitch, and exposed center die pad soldered to PCB ground for optimal thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BAT (Pin 32) | Battery supply input | Primary power source for SBC; enables operation down to 4.5 V during cranking per ISO 7637 |
| V1 (Pin 4) | Main regulator output | 3.3 V ±2 % supply for microcontroller and peripherals; supports external PNP extension via VEXCTRL/VEXCC |
| V2 (Pin 20) | CAN transceiver regulator output | 5 V dedicated supply for integrated CAN transceiver; switchable off to reduce current in low-power modes |
| RSTN (Pin 6) | Bidirectional reset I/O | Drives LOW during power-on, watchdog timeout, or overtemperature; accepts variable-length reset pulse from MCU |
| INTN (Pin 7) | Interrupt output | Open-drain signal indicating V1/V2 undervoltage, CAN/local wake-up, cyclic, or power-on events |
| WAKE1 / WAKE2 (Pins 18, 19) | Local wake-up analog inputs | Detect external switch closures; sampling time selectable (16 ms or 64 ms) via WBIAS and WBC control |
| CANH / CANL (Pins 21, 22) | CAN bus differential pair | High-speed CAN physical interface; ±58 V short-circuit tolerant; floating when powered off |
| SPLIT (Pin 24) | CAN common-mode stabilization | Connects to split termination resistor to stabilize recessive bus level and reduce reflections |
| LIMP (Pin 17) | Limp home control output | Active-low signal activating fail-safe hardware (e.g., relay, LED) during critical system fault or overtemperature |
| WDOFF (Pin 16) | Watchdog disable input | Hardware deactivation of watchdog; HIGH disables watchdog and triggers software-initiated reset |
Key Features
| Feature | Design Value |
|---|---|
| Integrated CAN ECU functions | Combines CAN transceiver, dual regulators (V1/V2), SPI, watchdog, wake-up logic, and limp home in one HTSSOP32 IC |
| Automotive-grade EMC & robustness | Enhanced EMC performance; ±8 kV HBM/±6 kV IEC ESD on CAN/wake pins; ISO 7637-3 transient protection |
| Intelligent power sequencing | Controlled start-up behavior with safe reset assertion; V1 active in Standby mode; V2 switchable in Normal mode |
| Detailed diagnostic reporting | 16-bit SPI-accessible status registers (WD_and_Status, Int_Status) with individual wake-up, voltage, and interrupt flags |
| Flexible wake-up architecture | Dual local wake-up inputs with bias control (WBIAS), selectable sampling time, and CAN bus wake detection in Lowpower mode |
Applications
| Body Control Module (BCM) | Gateway ECU |
|---|---|
|
Use Scenario: Centralized control of lighting, door locks, windows, and HVAC in passenger vehicles. IC Role / Device Role / Timing Role: Core SBC providing regulated 3.3 V power to MCU, CAN communication interface, and wake-up capability from door handle sensors or key fob signals. Use Value: Enables ultra-low standby current (< 100 µA) with full wake-up responsiveness and failsafe limp-home activation during MCU failure. |
Use Scenario: Aggregation and routing of messages between CAN FD, LIN, and Ethernet domains in modern vehicle architectures. IC Role / Device Role / Timing Role: High-integrity CAN interface SBC supplying gateway MCU and transceivers while monitoring bus health and enabling remote firmware updates. Use Value: Supports remote flash programming via CAN bus and delivers stable 3.3 V/250 mA under cranking conditions (VBAT ≥ 4.5 V). |
| Engine Control Unit (ECU) | Advanced Driver Assistance Systems (ADAS) Sensor Hub |
|
Use Scenario: Power and communication management for engine sensors, actuators, and diagnostics in ICE powertrains. IC Role / Device Role / Timing Role: Primary system basis chip delivering 3.3 V to engine MCU, regulating CAN transceiver supply (V2), and detecting crankshaft position sensor wake events. Use Value: ±58 V short-circuit protected CANH/CANL pins withstand load dump transients; overtemperature shutdown prevents thermal runaway. |
Use Scenario: Consolidated power and interface for radar, camera, and ultrasonic sensors in front/rear ADAS zones. IC Role / Device Role / Timing Role: Dual-regulator SBC powering vision processor and CAN transceivers while enabling precise wake timing for low-duty-cycle sensor polling. Use Value: Programmable watchdog with Window mode ensures deterministic MCU supervision; SPLIT pin stabilizes CAN bus for noise-sensitive sensor data integrity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar CAN SBC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TJA1043T/CM,118 | 3.3 V/250 mA V1 regulator; no integrated watchdog; single-wake input; smaller HVQFN24 package | Lacks limp home output and dual wake-up; suited for cost-sensitive, space-constrained nodes without fail-safe requirements | Select when watchdog supervision and dual wake-up are not required, and board area is constrained |
| UJA1075ATW/3V3,1 | Same 3.3 V V1 regulator and HTSSOP32 package but lacks watchdog (no 'W' suffix); identical CAN transceiver and power features | Cannot provide windowed or timeout-based MCU supervision; requires external watchdog or MCU self-test for ASIL-B compliance | Choose where functional safety demands are lower and watchdog functionality is implemented externally or in software |
Compared with TJA1043T/CM,118 and UJA1075ATW/3V3,1, the UJA1076ATW/3V3WD,1 uniquely combines 3.3 V regulation, dual wake-up, limp home, and programmable watchdog in HTSSOP32-enabling single-chip ECU designs meeting ISO 26262 ASIL-B system-level requirements without layout changes.
Availability
UJA1076ATW/3V3WD,1 is available at Aetrix Electronics and suitable for automotive body control modules, gateway ECUs, and engine control units requiring stable component supply, long-term lifecycle support, and AEC-Q100 qualified reliability.
Supply support for UJA1076ATW/3V3WD,1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in CAN, SBC, and functional safety technologies.
The UJA1076A product line delivers integrated System Basis Chips designed specifically for automotive ECU power management, communication, and fail-safe operation-targeting ASIL-B compliant systems with minimal external components.
FAQ
What is the nominal output voltage and accuracy of the main regulator (V1) in UJA1076ATW/3V3WD,1?
The UJA1076ATW/3V3WD,1 features a 3.3 V main voltage regulator (V1) with ±2 % output voltage accuracy across temperature and load. This precision ensures reliable operation of connected microcontrollers and peripherals under automotive conditions, including battery cranking down to 4.5 V. The UJA1076ATW/3V3WD,1 maintains this accuracy without external trimming components.
Does UJA1076ATW/3V3WD,1 support remote firmware updates over the CAN bus?
Yes, the UJA1076ATW/3V3WD,1 explicitly supports remote flash programming via the CAN bus as stated in its official product data sheet. Its integrated high-speed CAN transceiver, robust bus protection (±58 V short-circuit, ISO 7637-3), and controlled power sequencing enable secure and reliable in-vehicle firmware updates without physical access.
How does the watchdog function differ between Window and Timeout modes in UJA1076ATW/3V3WD,1?
In Window mode, the UJA1076ATW/3V3WD,1 requires watchdog triggers within a defined time window (first half of period) to avoid reset; triggering too early or too late causes immediate reset. In Timeout mode, any trigger resets the timer, and overflow sets a cyclic interrupt flag-only causing reset if the flag was already pending. Both modes use the same on-chip oscillator and are programmable via SPI register bits WMC and NWP in the UJA1076ATW/3V3WD,1.
What is the purpose of the SPLIT pin on UJA1076ATW/3V3WD,1, and how is it used?
The SPLIT pin (Pin 24) on the UJA1076ATW/3V3WD,1 provides a stabilized common-mode voltage reference for split termination on the CAN bus. It connects to the midpoint of two 60 Ω resistors between CANH and CANL, reducing bus reflections and improving signal integrity-especially critical in noisy automotive environments. This feature is documented in Section 2.2 and Figure 1 of the UJA1076ATW/3V3WD,1 datasheet.
Can UJA1076ATW/3V3WD,1 operate with VBAT below 5 V, and what is its minimum functional voltage?
Yes, the UJA1076ATW/3V3WD,1 operates with VBAT as low as 4.5 V for the V1 regulator (supporting cranking per ISO 7637 and ISO 16750-2), and 5.5 V for the V2 regulator. Its system controller remains functional down to 4.5 V, maintaining regulated 3.3 V output and CAN transceiver readiness-ensuring uninterrupted ECU operation during engine start. This specification is confirmed in Sections 2.5 and 6.1.2 of the UJA1076ATW/3V3WD,1 data sheet.
UJA1076ATW/3V3WD,1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 32-TSSOP (0.240", 6.10mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Applications:
- -
- Interface:
- SPI Serial
- Voltage - Supply:
- 4.5V ~ 28V
- Supplier Device Package:
- 32-HTSSOP
- Grade:
- Automotive
- Qualification:
- -
- Mounting Type:
- Surface Mount
UJA1076ATW/3V3WD,1 FAQ
1.How can I place an order for UJA1076ATW/3V3WD,1 through Aetrix?
Please submit a Request for Quotation (RFQ) for UJA1076ATW/3V3WD,1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UJA1076ATW/3V3WD,1 reliable?
The price and inventory of UJA1076ATW/3V3WD,1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1076ATW/3V3WD,1 is usually 5 days.
3.What payment methods are accepted for UJA1076ATW/3V3WD,1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1076ATW/3V3WD,1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UJA1076ATW/3V3WD,1?
UJA1076ATW/3V3WD,1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UJA1076ATW/3V3WD,1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UJA1076ATW/3V3WD,1?
For technical support, including UJA1076ATW/3V3WD,1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1076ATW/3V3WD,1 requirements.
6.How does Aetrix verify that UJA1076ATW/3V3WD,1 is sourced from the original manufacturer or authorized distributors?
All UJA1076ATW/3V3WD,1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1076ATW/3V3WD,1 meets industry standards.
7.What is the process for return or replacement of UJA1076ATW/3V3WD,1?
All UJA1076ATW/3V3WD,1 units undergo pre-shipment inspection (PSI). If there is an issue with UJA1076ATW/3V3WD,1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UJA1076ATW/3V3WD,1 part is unused and in its original packaging.
Return procedure for UJA1076ATW/3V3WD,1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UJA1076ATW/3V3WD,1 Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

