Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Interface > Specialized

NXP Semiconductors UJA1076ATW/3V3/WDJ

Name: UJA1076ATW/3V3/WDJ
Brand: NXP Semiconductors
SKU: UJA1076ATW/3V3/WDJ
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: UJA1076ATW/3V3/WDJ

Manufacturer:: NXP Semiconductors

Category:: Specialized

Package:: 32-TSSOP (0.240", 6.10mm Width) Exposed Pad

Datasheet:: UJA1076ATW/3V3/WDJ.pdf

Description:: IC INTFACE SPECIALIZED 32HTSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,560

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

UJA1076ATW/3V3/WDJ from NXP Semiconductors is a high-speed CAN core System Basis Chip (SBC) integrating a 3.3 V/250 mA microcontroller regulator, ISO 11898-2/5-compliant CAN transceiver, independent watchdog (Window/Timeout modes), SPI interface, and dual local wake-up inputs - designed for automotive ECU power management and communication control in engine control, body electronics, and ADAS sensor nodes.

For engineers reviewing the UJA1076ATW/3V3/WDJ datasheet, UJA1076ATW/3V3/WDJ pinout, UJA1076ATW/3V3/WDJ application, or UJA1076ATW/3V3/WDJ equivalent, key selection considerations include its 3.3 V V1 regulator accuracy (±2 %), ±58 V short-circuit protected CANH/CANL pins, HTSSOP32 thermal-enhanced package, limp home output (LIMP), and programmable wake-up sampling (16 ms / 64 ms).

Technical Context

The UJA1076ATW/3V3/WDJ implements a dedicated automotive SBC architecture with separate V1 (3.3 V) and V2 (5 V) regulators, where V1 powers the MCU and peripherals while V2 exclusively supplies the integrated high-speed CAN transceiver - enabling independent EMC optimization and cranking resilience (V1 operational down to 4.5 V, V2 down to 5.5 V per ISO 7637). Its system controller manages five deterministic operating modes (Off, Standby, Normal, Sleep, Overtemp) via SPI-configurable Mode_Control register (MC bits) and supports bus-initiated or local wake-up with source detection.

It features a full-duplex 16-bit SPI interface with register-mapped diagnostics (WD_and_Status, Int_Status), on-chip oscillator clocking the watchdog independently of V1/V2, and hardware-level safety functions including overtemperature shutdown, bidirectional RSTN with configurable reset length, global enable (EN) output, and active-low LIMP output triggered by serious fault conditions - all coordinated through a state-machine-based system controller.

Key Specifications

Parameter	Value and Actual Design Meaning
V1 Output Voltage	3.3 V ±2 % - stable supply for MCU and peripherals; supports external PNP extension for thermal load sharing
V1 Max Current	250 mA - sufficient for typical automotive MCUs; threshold for external PNP activation configurable (50/85 mA)
CAN Standard	ISO 11898-2:2003 & ISO 11898-5:2006 - interoperable with TJA1042; enables drop-in replacement in legacy CAN networks
Watchdog Modes	Window, Timeout, Off - configurable via WMC bit and WDOFF pin; default period 128 ms; on-chip oscillator clock source
Wake-up Inputs	WAKE1 & WAKE2 - analog inputs with selectable 16 ms or 64 ms sampling via WBIAS/WBC; ESD rated ±8 kV HBM
CAN Bus Protection	±58 V short-circuit proof; transient protection per ISO 7637-3; floating bus pins in Off mode
Package	HTSSOP32 (SOT549-1); 6.1 mm × 11 mm; exposed die pad for thermal dissipation

Pinout & Package

HTSSOP32 package (SOT549-1) with 0.65 mm pitch, 6.1 mm body width, and thermally enhanced exposed center pad - requires soldering to PCB ground for optimal thermal and electrical performance.

Pin/Terminal	Circuit Role	Design Meaning
V1	Main regulator output	3.3 V ±2 % supply for MCU and peripherals; connects to external PNP via VEXCTRL/VEXCC
RSTN	Bidirectional reset	Active-low reset I/O with programmable pulse length; supports diverse MCU reset timing requirements
INTN	Interrupt output	Open-drain signal indicating V1/V2 undervoltage, wake-up, cyclic, or power-on events - individually maskable
EN	Global enable output	Drives HIGH in Normal mode when ENC = 1; used to control safety-critical external circuitry
LIMP	Limp home output	Active-low output asserting 'limp home' hardware during critical faults (e.g., overtemperature, severe undervoltage)
WAKE1 / WAKE2	Local wake-up inputs	Analog wake sources with bias control via WBIAS; sampling time selectable (16 ms / 64 ms) for low-current standby
CANH / CANL	CAN bus interface	Differential high-speed CAN physical layer; ±58 V short-circuit tolerant; SPLIT pin stabilizes recessive level
V2	CAN transceiver regulator	Dedicated 5 V supply for internal CAN transceiver - isolated from V1 to improve EMC and enable independent shutdown
SCK / SDI / SDO / SCSN	SPI interface	Full-duplex 16-bit SPI (SCK idle LOW); supports read-only register access and status feedback during write cycles
WDOFF	Watchdog disable input	Hardware override: HIGH disables watchdog regardless of WMC setting; triggers software reset when asserted in Normal/Standby

Key Features

Feature	Design Value
Integrated CAN ECU functions	Combines CAN transceiver, 3.3 V/250 mA MCU regulator, 5 V CAN regulator, watchdog, SPI, and wake-up logic - eliminates >10 discrete components
Automotive-grade robustness	±8 kV HBM ESD on CAN/wake pins; ±6 kV IEC 61000-4-2; ISO 7637-3 transient protection; -40 °C to +150 °C junction temp
Intelligent power sequencing	Controlled startup/shutdown across Off → Standby → Normal modes; V1 remains active in Standby to maintain MCU readiness
Diagnostic visibility	16-bit SPI register map (WD_and_Status, Int_Status) delivers real-time reporting of V1/V2 status, wake source, CAN activity, and fault flags
Limp home safety mechanism	LIMP output driven LOW during Overtemp or critical failure - directly activates fail-safe hardware without MCU intervention

Applications

Engine Control Unit (ECU)	Body Control Module (BCM)
Use Scenario: Centralized power and communication management for gasoline/diesel engine controllers requiring CAN network integration, cranking resilience, and fail-safe operation. IC Role / Device Role / Timing Role: Core SBC providing regulated 3.3 V MCU supply, ISO 11898-2 CAN physical layer, watchdog supervision, and limp home activation during overtemperature or voltage faults. Use Value: Enables single-chip replacement of discrete regulators, CAN transceivers, and watchdogs - reducing BOM count, PCB area, and qualification effort while meeting ISO 26262 ASIL-B functional safety prerequisites.	Use Scenario: Power and wake-up management for vehicle body electronics such as door modules, lighting controllers, and seat control units with distributed CAN connectivity. IC Role / Device Role / Timing Role: Supplies 3.3 V to microcontroller and peripherals; monitors local switches (WAKE1/WAKE2) and CAN bus for wake events; maintains ultra-low sleep current (<20 µA). Use Value: Achieves <20 µA sleep current with full wake capability, supports remote flash programming via CAN, and provides precise 16/64 ms wake sampling to prevent false triggers from noisy switch circuits.
ADAS Sensor Node	Electric Power Steering (EPS)
Use Scenario: Compact, thermally efficient power and interface solution for radar or camera ECUs operating in high-temperature under-hood environments. IC Role / Device Role / Timing Role: Delivers stable 3.3 V supply with cranking support (down to 4.5 V), integrates CAN transceiver with ±58 V bus protection, and reports thermal status via SPI for system-level thermal management. Use Value: Exposed die pad and thermal design enable operation up to +150 °C junction temperature; overtemperature shutdown and LIMP output ensure safe degradation during thermal overload.	Use Scenario: Safety-critical power and communication interface for EPS motor control units requiring high reliability, diagnostic coverage, and fail-operational behavior. IC Role / Device Role / Timing Role: Provides redundant power path (V1 + external PNP), independent watchdog with window mode, bidirectional RSTN, and EN output to gate safety-critical drivers. Use Value: Supports ASIL-C decomposition via hardware-enforced safety mechanisms - including cyclic interrupt monitoring, V1/V2 undervoltage detection, and LIMP-driven mechanical fallback.

Engine Control Unit (ECU)

Body Control Module (BCM)

Use Scenario: Centralized power and communication management for gasoline/diesel engine controllers requiring CAN network integration, cranking resilience, and fail-safe operation.

IC Role / Device Role / Timing Role: Core SBC providing regulated 3.3 V MCU supply, ISO 11898-2 CAN physical layer, watchdog supervision, and limp home activation during overtemperature or voltage faults.

Use Value: Enables single-chip replacement of discrete regulators, CAN transceivers, and watchdogs - reducing BOM count, PCB area, and qualification effort while meeting ISO 26262 ASIL-B functional safety prerequisites.

Use Scenario: Power and wake-up management for vehicle body electronics such as door modules, lighting controllers, and seat control units with distributed CAN connectivity.

IC Role / Device Role / Timing Role: Supplies 3.3 V to microcontroller and peripherals; monitors local switches (WAKE1/WAKE2) and CAN bus for wake events; maintains ultra-low sleep current (<20 µA).

Use Value: Achieves <20 µA sleep current with full wake capability, supports remote flash programming via CAN, and provides precise 16/64 ms wake sampling to prevent false triggers from noisy switch circuits.

ADAS Sensor Node

Electric Power Steering (EPS)

Use Scenario: Compact, thermally efficient power and interface solution for radar or camera ECUs operating in high-temperature under-hood environments.

IC Role / Device Role / Timing Role: Delivers stable 3.3 V supply with cranking support (down to 4.5 V), integrates CAN transceiver with ±58 V bus protection, and reports thermal status via SPI for system-level thermal management.

Use Value: Exposed die pad and thermal design enable operation up to +150 °C junction temperature; overtemperature shutdown and LIMP output ensure safe degradation during thermal overload.

Use Scenario: Safety-critical power and communication interface for EPS motor control units requiring high reliability, diagnostic coverage, and fail-operational behavior.

IC Role / Device Role / Timing Role: Provides redundant power path (V1 + external PNP), independent watchdog with window mode, bidirectional RSTN, and EN output to gate safety-critical drivers.

Use Value: Supports ASIL-C decomposition via hardware-enforced safety mechanisms - including cyclic interrupt monitoring, V1/V2 undervoltage detection, and LIMP-driven mechanical fallback.

Equivalent & Alternatives

The following parts are listed as comparable options for similar CAN SBC applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TJA1043TK/3	3.3 V CAN transceiver only - no integrated voltage regulators, watchdog, or SPI; requires external MCU supply and supervision	Lacks SBC functionality; suitable only as pure physical layer replacement in designs with separate power management	Select when replacing legacy transceivers without redesigning power architecture; not a functional substitute for UJA1076ATW/3V3/WDJ's integrated SBC capabilities
UJA1075ATW/3V3/WDJ	Same pinout and SBC architecture but lacks LIMP output and has reduced diagnostic register set (no Int_Status bit WI2)	Lower diagnostic granularity and no hardware limp home activation - insufficient for ASIL-B systems requiring fail-safe outputs	Choose only for cost-sensitive non-safety applications where limp home is unnecessary and wake-up source differentiation is not required

Compared with TJA1043TK/3 and UJA1075ATW/3V3/WDJ, the UJA1076ATW/3V3/WDJ uniquely combines 3.3 V regulation, full SPI diagnostics, dual wake-up detection, and active-low LIMP output - making it the only option among the three qualified for ASIL-B compliant ECU designs requiring hardware-enforced fail-safe behavior.

Availability

UJA1076ATW/3V3/WDJ is available at Aetrix Electronics and suitable for automotive engine control, body electronics, and ADAS sensor node applications requiring stable component supply, long-term lifecycle support, and AEC-Q100 Grade 1 qualification.

Supply support for UJA1076ATW/3V3/WDJ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications - with deep expertise in CAN, SBC, and functional safety architectures.

The UJA1076A product line delivers automotive-grade System Basis Chips optimized for ECU consolidation, offering integrated power, communication, and safety functions in thermally robust packages - targeting ASIL-B compliance and seamless integration with NXP's S32K MCU portfolio.

FAQ

What is the nominal output voltage and accuracy of the main regulator in UJA1076ATW/3V3/WDJ?

The UJA1076ATW/3V3/WDJ features a 3.3 V main regulator (V1) with ±2 % output voltage accuracy across temperature and load. This precision ensures reliable operation of connected microcontrollers and peripherals without requiring external trimming, and supports cranking conditions down to 4.5 V battery voltage per ISO 7637 and ISO 16750-2 standards.

Does UJA1076ATW/3V3/WDJ support remote firmware updates over the CAN bus?

Yes, the UJA1076ATW/3V3/WDJ supports remote flash programming via the CAN bus. Its integrated high-speed CAN transceiver (ISO 11898-2/5 compliant) enables robust communication for bootloader execution and firmware updates - a key requirement for OTA-capable automotive ECUs and centralized diagnostic systems.

How does the watchdog function in UJA1076ATW/3V3/WDJ differ between Window and Timeout modes?

In Window mode, the UJA1076ATW/3V3/WDJ requires watchdog triggers within a defined time window (first half of period) to avoid reset; in Timeout mode, any trigger resets the timer, and overflow sets a cyclic interrupt (CI) flag - triggering reset only if CI is already pending. Both modes use the on-chip oscillator and support configurable periods from 8 ms to 4096 ms.

What is the purpose of the LIMP output pin on UJA1076ATW/3V3/WDJ?

The LIMP output on UJA1076ATW/3V3/WDJ is an active-low hardware signal that asserts during critical failures - including overtemperature shutdown or severe undervoltage - to directly activate application-specific 'limp home' circuitry (e.g., mechanical fallback valves or reduced-power operation modes) without MCU involvement, fulfilling ASIL-B fail-safe requirements.

Can UJA1076ATW/3V3/WDJ operate with an external PNP transistor for higher current delivery?

Yes, the UJA1076ATW/3V3/WDJ supports external PNP transistor augmentation of its 3.3 V V1 regulator. Pins VEXCTRL (base drive) and VEXCC (collector current sense) enable controlled current sharing, with programmable activation thresholds (50 mA or 85 mA) - allowing thermal load distribution across the PCB and extending total output capability beyond 250 mA.

UJA1076ATW/3V3/WDJ Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: -

Package/Case:: 32-TSSOP (0.240", 6.10mm Width) Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Not For New Designs

Applications:: -

Interface:: SPI Serial

Voltage - Supply:: 4.5V ~ 28V

Supplier Device Package:: 32-HTSSOP

Grade:: Automotive

Qualification:: -

Mounting Type:: Surface Mount

UJA1076ATW/3V3/WDJ FAQ

1.How can I place an order for UJA1076ATW/3V3/WDJ through Aetrix?

Please submit a Request for Quotation (RFQ) for UJA1076ATW/3V3/WDJ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for UJA1076ATW/3V3/WDJ reliable?

The price and inventory of UJA1076ATW/3V3/WDJ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1076ATW/3V3/WDJ is usually 5 days.

3.What payment methods are accepted for UJA1076ATW/3V3/WDJ?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1076ATW/3V3/WDJ transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for UJA1076ATW/3V3/WDJ?

UJA1076ATW/3V3/WDJ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your UJA1076ATW/3V3/WDJ order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for UJA1076ATW/3V3/WDJ?

For technical support, including UJA1076ATW/3V3/WDJ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1076ATW/3V3/WDJ requirements.

6.How does Aetrix verify that UJA1076ATW/3V3/WDJ is sourced from the original manufacturer or authorized distributors?

All UJA1076ATW/3V3/WDJ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1076ATW/3V3/WDJ meets industry standards.

7.What is the process for return or replacement of UJA1076ATW/3V3/WDJ?

All UJA1076ATW/3V3/WDJ units undergo pre-shipment inspection (PSI). If there is an issue with UJA1076ATW/3V3/WDJ, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The UJA1076ATW/3V3/WDJ part is unused and in its original packaging.

Return procedure for UJA1076ATW/3V3/WDJ:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…