NXP Semiconductors UJA1076ATW/5V0,118
- Part No.:
- UJA1076ATW/5V0,118
- Manufacturer:
- NXP Semiconductors
- Category:
- Specialized
- Package:
- 32-TSSOP (0.240", 6.10mm Width) Exposed Pad
- Datasheet:
-
UJA1076ATW/5V0,118.pdf
- Description:
- IC INTFACE SPECIALIZED 32HTSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,892
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UJA1076ATW/5V0,118 from NXP Semiconductors is a high-speed CAN core System Basis Chip (SBC) integrating a 5 V/250 mA microcontroller voltage regulator (V1), ISO 11898-2/5-compliant CAN transceiver, SPI interface, dual local wake-up inputs, limp home output, and advanced watchdog with window/timeout modes. It replaces discrete ECU power, communication, and safety functions in automotive body control modules and gateway ECUs.
For engineers reviewing the UJA1076ATW/5V0,118 datasheet, UJA1076ATW/5V0,118 pinout, UJA1076ATW/5V0,118 application, or UJA1076ATW/5V0,118 equivalent, key selection criteria include its 5 V V1 regulator accuracy (±2 %), CAN bus short-circuit robustness (±58 V), 8 kV HBM ESD on wake/CAN pins, HTSSOP32 thermal performance, and programmable watchdog timing (128 ms default).
Technical Context
The UJA1076ATW/5V0,118 implements a dedicated system controller state machine managing Off/Standby/Normal/Sleep/Overtemp mode transitions triggered by VBAT thresholds, wake events, or register writes. Its dual-regulator architecture isolates V1 (5 V for MCU) from V2 (5 V for CAN transceiver), enabling independent undervoltage monitoring and EMC-optimized bus operation.
SPI communication uses full-duplex 16-bit framing with register-mapped access (WD_and_Status, Mode_Control, Int_Control, Int_Status), while hardware-level safety features include overtemperature shutdown, bidirectional RSTN with configurable reset length, and LIMP output activation during critical faults. The watchdog operates from an independent on-chip oscillator, unaffected by V1/V2 supply states.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| V1 Output Voltage | 5 V ±2 % - powers microcontroller and peripherals with precision regulation down to 4.5 V VBAT (ISO 7637 cranking compliant) |
| V1 Current Capability | 250 mA base + external PNP support - enables scalable heat distribution across PCB for high-current ECU designs |
| CAN Transceiver Standard | ISO 11898-2:2003 & ISO 11898-5:2006 - ensures interoperability with TJA1042 and compatibility with automotive high-speed CAN networks |
| CAN Bus Protection | ±58 V short-circuit proof, ±8 kV HBM ESD, ISO 7637-3 transient immunity - sustains operation under severe automotive electrical stress |
| Watchdog Default Period | 128 ms (NWP = 100) - provides deterministic fault detection timing with window/timeout/off mode configurability via SPI |
| Package | HTSSOP32 (6.1 mm × 11 mm, 0.65 mm pitch, exposed pad) - delivers low thermal resistance for under-hood automotive reliability |
| Operating Temperature | −40 °C to +150 °C - supports placement in engine compartment and other high-ambient automotive locations |
Pinout & Package
UJA1076ATW/5V0,118 is housed in a 32-pin HTSSOP package (SOT549-1) with exposed thermal pad. Pin functions are validated per NXP Rev. 3.0 datasheet (Dec 2024), including dedicated V1/V2 regulators, CANH/CANL transceiver I/O, SPI interface (SDI/SDO/SCK/SCSN), dual wake-up inputs (WAKE1/WAKE2), and safety-critical outputs (RSTN, INTN, LIMP, EN).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| V1 (Pin 4) | Main MCU supply output | 5 V ±2 % regulated output delivering up to 250 mA; supports external PNP extension for thermal load sharing |
| V2 (Pin 20) | CAN transceiver supply | Dedicated 5 V regulator for internal CAN PHY - electrically isolated from V1 to improve EMC and enable independent shutdown |
| RSTN (Pin 6) | Bidirectional reset signal | Active-low reset I/O with programmable power-on pulse length; supports diverse MCU reset timing requirements |
| INTN (Pin 7) | Interrupt output | Open-drain interrupt signaling V1/V2 undervoltage, CAN/local wake-up, cyclic, and power-on events - individually maskable via SPI |
| WAKE1 / WAKE2 (Pins 18, 19) | Local wake-up inputs | Analog inputs with programmable sampling (16/64 ms) and bias control (WBIAS, Pin 28); support switch-based wake in Standby/Sleep |
| LIMP (Pin 17) | Limp home activation | Active-low output driven LOW during Overtemp mode or software-triggered limp home - enables fail-safe hardware response |
| CANH / CANL (Pins 21, 22) | CAN bus differential pair | High-speed CAN physical layer I/O with ±58 V short-circuit tolerance and floating state in Off mode |
| SPLIT (Pin 24) | CAN common-mode stabilization | Output used to stabilize recessive bus level in split-termination topologies - improves signal integrity on long harnesses |
Key Features
| Feature | Design Value |
|---|---|
| Integrated CAN SBC architecture | Combines transceiver, dual regulators, watchdog, SPI, and wake logic in single HTSSOP32 package - reduces BOM count and board space vs discrete solutions |
| Automotive-grade power management | Supports cranking (VBAT ≥ 4.5 V for V1, ≥ 5.5 V for V2), undervoltage warnings at 90 % nominal, and programmable reset thresholds (90 % or 70 %) |
| Robust wake-up capability | Dual local wake inputs with synchronized sampling, plus CAN bus wake detection - enables ultra-low-power Standby/Sleep modes with full wake responsiveness |
| Configurable safety monitoring | Programmable watchdog with independent oscillator, overtemperature shutdown, and LIMP output - delivers layered fault containment for ASIL-B systems |
| EMC-optimized CAN interface | Dedicated V2 regulator, SPLIT pin, and bus-floating behavior in Off mode - minimizes emissions and improves immunity per ISO 11452 and CISPR 25 |
Applications
| Body Control Module (BCM) | Powertrain Gateway |
|---|---|
|
Use Scenario: Centralized control of lighting, door locks, windows, and HVAC in modern vehicle architectures. IC Role / Device Role / Timing Role: Core SBC providing regulated 5 V power to BCM MCU, high-speed CAN connectivity to vehicle network, and wake-up handling for key fob and sensor inputs. Use Value: Enables reliable low-power Standby operation with CAN/local wake detection, reducing quiescent current to < 100 µA while maintaining full network responsiveness. |
Use Scenario: Aggregation and routing of CAN messages between engine, transmission, and chassis domains in multi-bus vehicle networks. IC Role / Device Role / Timing Role: High-integrity CAN transceiver with ±58 V bus protection and isolated V2 supply, ensuring uninterrupted gateway operation during load dump or jump-start events. Use Value: Maintains CAN communication integrity under ISO 7637-2 Pulse 5a (load dump) and Pulse 4 (jump start) due to robust bus pin protection and stable V2 regulation. |
| Advanced Driver Assistance Systems (ADAS) Sensor Hub | Electric Vehicle Battery Management Interface |
|
Use Scenario: Local processing and CAN reporting of radar, camera, and ultrasonic sensor data in distributed ADAS ECUs. IC Role / Device Role / Timing Role: Power management and communication interface for sensor-side MCUs, featuring precise 5 V V1 regulation and SPI-configurable watchdog for functional safety compliance. Use Value: ±2 % V1 accuracy and 128 ms default watchdog period support ASIL-B diagnostic coverage requirements per ISO 26262 for sensor interface subsystems. |
Use Scenario: Interfacing battery pack sensors and contactors to vehicle CAN network in 400 V/800 V EV platforms. IC Role / Device Role / Timing Role: Isolated CAN transceiver with V2 supply and limphome output, enabling safe shutdown sequencing during overtemperature or cell imbalance faults. Use Value: LIMP output activation during Overtemp mode directly triggers contactor disconnect logic, meeting ISO 26262 hardware fault reaction time targets. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar CAN SBC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TJA1043TK/0Z | Single 5 V regulator (250 mA), no V2 regulator; lacks LIMP output and external PNP support; identical CAN transceiver and watchdog features | Targeted at simpler ECUs without need for isolated CAN supply or limp-home fail-safe; lower pin count (SOIC14) | Select when V2 isolation and LIMP functionality are unnecessary and board space is constrained |
| UJA1075ATW/5V0,118 | Same package and pinout; omits watchdog (no 'W' suffix); identical V1/V2 regulators, CAN transceiver, SPI, and wake features | Suitable for cost-sensitive applications where watchdog supervision is handled externally or not required per system architecture | Choose when system-level watchdog is implemented in MCU or separate IC, avoiding redundant supervision |
Compared with TJA1043TK/0Z and UJA1075ATW/5V0,118, the UJA1076ATW/5V0,118 uniquely delivers integrated V2 regulation, LIMP output, and watchdog - making it optimal for ASIL-B-compliant gateways and safety-critical body controllers requiring autonomous fault response.
Availability
UJA1076ATW/5V0,118 is available at Aetrix Electronics and suitable for automotive body control modules, powertrain gateways, ADAS sensor hubs, and EV battery interface applications requiring stable component supply, AEC-Q100 qualification, and long-term automotive lifecycle support.
Supply support for UJA1076ATW/5V0,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in automotive electronics and functional safety.
The UJA1076A product line delivers integrated System Basis Chips for automotive ECUs, designed to consolidate power, communication, and safety functions into single-package solutions meeting AEC-Q100 Grade 0/1 and ISO 26262 requirements.
FAQ
What is the primary function of the UJA1076ATW/5V0,118 in an automotive ECU?
The UJA1076ATW/5V0,118 serves as a core System Basis Chip that integrates a 5 V/250 mA microcontroller regulator (V1), a dedicated 5 V CAN transceiver regulator (V2), an ISO 11898-2/5-compliant CAN transceiver, SPI interface, watchdog, and wake-up logic. It replaces discrete components in automotive ECUs to reduce size, cost, and design complexity while enhancing reliability and safety.
Does the UJA1076ATW/5V0,118 support both 3.3 V and 5 V microcontroller supplies?
No - the UJA1076ATW/5V0,118 is specifically the 5 V version of the UJA1076A family. Its V1 regulator delivers a fixed 5 V ±2 % output. The 3.3 V variant is designated UJA1076ATW/3V3,118. The '/5V0' suffix in UJA1076ATW/5V0,118 explicitly confirms the 5 V V1 output configuration.
How does the watchdog in the UJA1076ATW/5V0,118 differ from basic timeout watchdogs?
The UJA1076ATW/5V0,118 implements an advanced watchdog with three distinct modes: Window, Timeout, and Off. In Window mode, it requires triggering within a defined time window (not just before expiry), preventing premature or late resets. Its default 128 ms period and independent on-chip oscillator ensure timing integrity even if V1/V2 supplies are unstable - a key differentiator from basic timeout-only watchdogs.
Can the UJA1076ATW/5V0,118 operate during automotive cranking conditions?
Yes - the UJA1076ATW/5V0,118 is designed for automotive cranking, supporting V1 operation down to 4.5 V VBAT and V2 operation down to 5.5 V VBAT per ISO 7637 and ISO 16750-2. Its V1 regulator maintains ±2 % accuracy and stable output under these low-voltage transients, ensuring continuous MCU power during engine start.
What safety features does the UJA1076ATW/5V0,118 provide for ASIL-B compliance?
The UJA1076ATW/5V0,118 supports ASIL-B compliance through multiple hardware safety mechanisms: overtemperature shutdown, programmable watchdog with independent clock source, LIMP output for fail-safe hardware activation, bidirectional RSTN with configurable timing, and detailed status reporting via SPI registers (WD_and_Status, Int_Status). These features enable systematic fault detection and controlled response per ISO 26262 requirements.
UJA1076ATW/5V0,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 32-TSSOP (0.240", 6.10mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Applications:
- -
- Interface:
- SPI Serial
- Voltage - Supply:
- 4.5V ~ 28V
- Supplier Device Package:
- 32-HTSSOP
- Grade:
- Automotive
- Qualification:
- -
- Mounting Type:
- Surface Mount
UJA1076ATW/5V0,118 FAQ
1.How can I place an order for UJA1076ATW/5V0,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for UJA1076ATW/5V0,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UJA1076ATW/5V0,118 reliable?
The price and inventory of UJA1076ATW/5V0,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1076ATW/5V0,118 is usually 5 days.
3.What payment methods are accepted for UJA1076ATW/5V0,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1076ATW/5V0,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UJA1076ATW/5V0,118?
UJA1076ATW/5V0,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UJA1076ATW/5V0,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UJA1076ATW/5V0,118?
For technical support, including UJA1076ATW/5V0,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1076ATW/5V0,118 requirements.
6.How does Aetrix verify that UJA1076ATW/5V0,118 is sourced from the original manufacturer or authorized distributors?
All UJA1076ATW/5V0,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1076ATW/5V0,118 meets industry standards.
7.What is the process for return or replacement of UJA1076ATW/5V0,118?
All UJA1076ATW/5V0,118 units undergo pre-shipment inspection (PSI). If there is an issue with UJA1076ATW/5V0,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UJA1076ATW/5V0,118 part is unused and in its original packaging.
Return procedure for UJA1076ATW/5V0,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UJA1076ATW/5V0,118 Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

