Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Interface > Specialized

NXP Semiconductors UJA1076ATW/5V0/WD,

Name: UJA1076ATW/5V0/WD,
Brand: NXP Semiconductors
SKU: UJA1076ATW/5V0/WD,
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: UJA1076ATW/5V0/WD,

Manufacturer:: NXP Semiconductors

Category:: Specialized

Package:: 32-TSSOP (0.240", 6.10mm Width) Exposed Pad

Datasheet:: UJA1076ATW/5V0/WD,.pdf

Description:: IC INTFACE SPECIALIZED 32HTSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,880

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

UJA1076ATW/5V0/WD from NXP Semiconductors is a high-speed CAN core System Basis Chip (SBC) integrating a ISO 11898-2/5-compliant CAN transceiver, 5 V/250 mA microcontroller voltage regulator (V1), dedicated 5 V CAN transceiver regulator (V2), SPI interface, dual local wake-up inputs, limp home output, and advanced watchdog with window/timeout modes. It replaces discrete ECU power, communication, and safety components in automotive body control modules.

For engineers reviewing the UJA1076ATW/5V0/WD datasheet, UJA1076ATW/5V0/WD pinout, UJA1076ATW/5V0/WD application, or UJA1076ATW/5V0/WD equivalent, this SBC delivers verified CAN bus protection (±58 V short-circuit, ISO 7637-3 transient immunity), programmable wake-up sampling (16 ms/64 ms), thermal shutdown, and configurable reset timing for robust ECU startup under cranking conditions (VBAT ≥ 4.5 V).

Technical Context

The UJA1076ATW/5V0/WD implements a state-machine-based system controller managing Off/Standby/Normal/Sleep/Overtemp mode transitions triggered by VBAT thresholds, wake events, or register commands. Its dual-regulator architecture isolates microcontroller supply (V1) from CAN transceiver supply (V2), improving EMC and enabling independent enable/disable control via Mode_Control register bits MC=10/11.

SPI communication uses full-duplex 16-bit framing with addressable registers (WD_and_Status, Mode_Control, Int_Control, Int_Status), supporting read-only access and status reporting with interrupt masking per source (V1/V2 undervoltage, CAN/wake-up, cyclic). The on-chip oscillator provides independent timing for the watchdog, eliminating dependency on V1/V2 stability.

Key Specifications

Parameter	Value and Actual Design Meaning
CAN Standard	ISO 11898-2:2003 and ISO 11898-5:2006 compliant; ensures interoperability with TJA1042 and legacy CAN networks.
V1 Regulator Output	5 V ±2 %, 250 mA max; powers MCU and peripherals; supports external PNP transistor for thermal load sharing above 85 mA (typical activation threshold).
V2 Regulator Output	5 V dedicated supply for internal CAN transceiver; switchable off to reduce quiescent current in Standby mode.
Watchdog Modes	Window, Timeout, and Off modes; default 128 ms period; triggered by SPI writes to WD_and_Status register; WDOFF pin disables watchdog in hardware.
Wake-up Inputs	Two analog inputs (WAKE1/WAKE2); configurable 16 ms or 64 ms sampling via WBIAS bias control; ±8 kV HBM ESD protection.
Thermal Protection	Overtemperature shutdown at T_th(act)otp; automatic recovery with hysteresis; LIMP output driven LOW during fault to activate fail-safe hardware.
Package	HTSSOP32 (SOT549-1); 6.1 mm × 11 mm body; 0.65 mm pitch; exposed die pad for enhanced thermal dissipation.

Pinout & Package

HTSSOP32 package with 32-pin thermal-enhanced thin shrink small outline construction, 0.65 mm lead pitch, and exposed center pad soldered to PCB ground for optimal thermal and electrical performance.

Pin/Terminal	Circuit Role	Design Meaning
BAT (Pin 32)	Battery supply input	Primary power source for SBC; supports operation down to 4.5 V during engine cranking (ISO 16750-2).
V1 (Pin 4)	Main MCU regulator output	5 V ±2 % supply delivering up to 250 mA; undervoltage warning at 90 % nominal, reset at 90 % or 70 % selectable via RTHC bit.
V2 (Pin 20)	CAN transceiver regulator output	Dedicated 5 V supply for internal CAN transceiver; independent of V1 to maintain bus integrity during MCU brownout.
RSTN (Pin 6)	Reset input/output	Bidirectional pin with programmable power-on reset length; drives LOW during Overtemp mode or software-initiated reset.
INTN (Pin 7)	Interrupt output	Open-drain signal indicating pending events: V1/V2 undervoltage, CAN/local wake-up, cyclic interrupt, or power-on.
EN (Pin 8)	Global enable output	Drives HIGH in Normal mode when ENC bit = 1; used to control external safety-critical circuitry (e.g., power switches).
SDI/SDO/SCK/SCSN (Pins 9–12)	SPI interface	Full-duplex 16-bit serial interface for configuration, diagnostics, and status reporting; SCSN active-low chip select.
TXDC/RXDC (Pins 13–14)	CAN controller interface	Digital inputs/outputs connecting to MCU's CAN controller; isolated from physical bus pins (CANH/CANL) for noise immunity.
CANH/CANL (Pins 21–22)	CAN bus physical layer	Differential high-speed CAN transceiver outputs; ±58 V short-circuit tolerant; ISO 7637-3 transient protected; floating when powered off.
WAKE1/WAKE2 (Pins 18–19)	Local wake-up inputs	Analog wake sources with programmable sampling; support switch debouncing and low-current standby monitoring.
LIMP (Pin 17)	Limp home output	Active-low output asserting during Overtemp or critical failure; enables mechanical/electrical fallback operation in safety systems.
WDOFF (Pin 16)	Watchdog disable input	Hardware override: HIGH level forces watchdog into Off mode regardless of register settings; used for debug or safe boot sequences.
SPLIT (Pin 24)	CAN common-mode stabilization	Output driving external 4.7 nF capacitor to stabilize recessive bus level; reduces common-mode noise and improves EMC.
WBIAS (Pin 28)	Wake-up bias control	Analog output providing bias current for external wake-up switches; sampling time selectable (16 ms/64 ms) via WBC bit.
VEXCTRL/VEXCC (Pins 31–29)	External PNP transistor interface	VEXCTRL drives base; VEXCC monitors collector current; enables scalable current delivery beyond 250 mA with distributed thermal load.

Key Features

Feature	Design Value
Integrated CAN Transceiver	ISO 11898-2/5 compliant with SPLIT pin for recessive-level stabilization and floating bus pins in Off mode - eliminates need for external bus termination biasing.
Scalable Power Architecture	V1 regulator supports external PNP transistor via VEXCTRL/VEXCC pins with programmable current thresholds (50/85 mA typical), enabling thermal load distribution across PCB for >250 mA applications.
Intelligent Wake-up Management	Dual wake-up inputs with synchronized 16/64 ms sampling via WBIAS and wake-source detection - reduces leakage current in Standby while maintaining reliable switch monitoring.
Fail-Safe System Control	LIMP output asserts LOW during Overtemp or critical faults; EN pin enables external safety hardware; bidirectional RSTN supports MCU-specific reset timing requirements.
Automotive-Grade Robustness	±58 V short-circuit proof CAN pins; ±8 kV HBM / ±6 kV IEC 61000-4-2 ESD protection; ISO 7637-3 transient immunity - meets OEM requirements for under-hood ECUs.

Applications

Body Control Module (BCM)	Engine Control Unit (ECU)
Use Scenario: Centralized power management and CAN communication for door locks, lighting, and climate controls in passenger vehicles. IC Role / Device Role / Timing Role: Core SBC providing regulated 5 V supply to MCU, CAN bus interface, wake-up via door switch or key fob, and limp-home activation during thermal fault. Use Value: Reduces BOM count by replacing discrete regulators, CAN transceivers, watchdogs, and wake-up logic; maintains CAN connectivity during cranking (VBAT ≥ 4.5 V).	Use Scenario: Engine management system requiring robust CAN communication, controlled MCU startup, and fail-safe response to overtemperature events. IC Role / Device Role / Timing Role: System basis chip supplying 5 V to engine MCU, isolating CAN transceiver power (V2), detecting crankshaft sensor wake-up, and asserting LIMP during coolant overheating. Use Value: Enables safe engine derating via LIMP output; V2 independence prevents CAN bus collapse during V1 brownout; ±58 V bus tolerance withstands alternator load dump.
Advanced Driver Assistance Systems (ADAS) Sensor Hub	Electric Power Steering (EPS) ECU
Use Scenario: Aggregating radar, camera, and ultrasonic sensor data over CAN while maintaining ultra-low sleep current for always-on perception. IC Role / Device Role / Timing Role: Low-power SBC managing Standby/Sleep transitions, sampling WAKE1/WAKE2 at 64 ms intervals, and generating cyclic interrupts for sensor health checks. Use Value: Achieves <100 µA sleep current with full wake-up capability; SPI diagnostics allow real-time sensor hub health monitoring without MCU intervention.	Use Scenario: Safety-critical steering assist system requiring ASIL-B compliant power sequencing, CAN fault detection, and immediate limp-home activation on failure. IC Role / Device Role / Timing Role: Functional safety enabler providing EN-controlled power gating, V1/V2 undervoltage monitoring with interrupt signaling, and LIMP-driven mechanical fallback engagement. Use Value: Meets ISO 26262 requirements through hardware-enforced fail-safe outputs (LIMP, EN), overtemperature shutdown with hysteresis, and deterministic reset behavior.

Body Control Module (BCM)

Engine Control Unit (ECU)

Use Scenario: Centralized power management and CAN communication for door locks, lighting, and climate controls in passenger vehicles.

IC Role / Device Role / Timing Role: Core SBC providing regulated 5 V supply to MCU, CAN bus interface, wake-up via door switch or key fob, and limp-home activation during thermal fault.

Use Value: Reduces BOM count by replacing discrete regulators, CAN transceivers, watchdogs, and wake-up logic; maintains CAN connectivity during cranking (VBAT ≥ 4.5 V).

Use Scenario: Engine management system requiring robust CAN communication, controlled MCU startup, and fail-safe response to overtemperature events.

IC Role / Device Role / Timing Role: System basis chip supplying 5 V to engine MCU, isolating CAN transceiver power (V2), detecting crankshaft sensor wake-up, and asserting LIMP during coolant overheating.

Use Value: Enables safe engine derating via LIMP output; V2 independence prevents CAN bus collapse during V1 brownout; ±58 V bus tolerance withstands alternator load dump.

Advanced Driver Assistance Systems (ADAS) Sensor Hub

Electric Power Steering (EPS) ECU

Use Scenario: Aggregating radar, camera, and ultrasonic sensor data over CAN while maintaining ultra-low sleep current for always-on perception.

IC Role / Device Role / Timing Role: Low-power SBC managing Standby/Sleep transitions, sampling WAKE1/WAKE2 at 64 ms intervals, and generating cyclic interrupts for sensor health checks.

Use Value: Achieves <100 µA sleep current with full wake-up capability; SPI diagnostics allow real-time sensor hub health monitoring without MCU intervention.

Use Scenario: Safety-critical steering assist system requiring ASIL-B compliant power sequencing, CAN fault detection, and immediate limp-home activation on failure.

IC Role / Device Role / Timing Role: Functional safety enabler providing EN-controlled power gating, V1/V2 undervoltage monitoring with interrupt signaling, and LIMP-driven mechanical fallback engagement.

Use Value: Meets ISO 26262 requirements through hardware-enforced fail-safe outputs (LIMP, EN), overtemperature shutdown with hysteresis, and deterministic reset behavior.

Equivalent & Alternatives

The following parts are listed as comparable options for similar CAN SBC applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TJA1043T/CM	Single-chip HS-CAN transceiver only; no integrated regulators, watchdog, or SPI; requires external power management IC.	Lacks V1/V2 regulation, wake-up inputs, and system control logic - suitable only for simple CAN node add-ons, not full ECU replacement.	Select when only physical layer functionality is needed and discrete power management is already implemented.
UJA1075ATW/5V0/WD	Same pinout and feature set but lacks SPLIT pin and has reduced CAN bus EMC performance; no dedicated V2 regulator - shares V1 for CAN transceiver.	Lower-cost variant for non-safety-critical applications where common-mode noise immunity and independent CAN supply are not required.	Choose for cost-sensitive body electronics where ISO 11898-2 compliance suffices and thermal derating margins allow shared V1/V2 supply.

Compared with UJA1076ATW/5V0/WD, TJA1043T/CM requires external regulators and offers no system-level control, while UJA1075ATW/5V0/WD sacrifices SPLIT-based EMC enhancement and V2 isolation - making UJA1076ATW/5V0/WD the only option supporting full ECU integration with fail-safe CAN bus stability and thermal resilience.

Availability

UJA1076ATW/5V0/WD is available at Aetrix Electronics and suitable for automotive body control modules, engine management systems, ADAS sensor hubs, and electric power steering ECUs requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for UJA1076ATW/5V0/WD includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in CAN, SBC, and functional safety technologies.

The UJA1076ATW/5V0/WD belongs to NXP's System Basis Chip portfolio designed specifically for automotive electronic control units, combining power management, high-speed CAN communication, and safety-critical system control in a single HTSSOP32 package.

FAQ

What is the primary function of the UJA1076ATW/5V0/WD in an automotive ECU?

The UJA1076ATW/5V0/WD serves as a core System Basis Chip that integrates a high-speed CAN transceiver, 5 V/250 mA microcontroller regulator (V1), dedicated 5 V CAN transceiver regulator (V2), SPI interface, watchdog, wake-up inputs, and limp home output. It replaces multiple discrete components to provide centralized power, communication, and safety functions for automotive ECUs - ensuring controlled startup, robust CAN bus operation, and fail-safe response to faults. This integration reduces BOM count and improves system reliability in demanding automotive environments.

Does the UJA1076ATW/5V0/WD support operation during engine cranking?

Yes, the UJA1076ATW/5V0/WD supports operation during engine cranking with its V1 regulator functional down to VBAT = 4.5 V and V2 regulator functional down to VBAT = 5.5 V, both compliant with ISO 16750-2 and ISO 7637 standards. Its undervoltage detection and reset thresholds are configurable (90 % or 70 % of nominal output), allowing the microcontroller to maintain operation or execute safe shutdown sequences even under severe battery dip conditions. This ensures continuous CAN communication and ECU functionality throughout cranking events.

How does the SPLIT pin on the UJA1076ATW/5V0/WD improve CAN bus performance?

The SPLIT pin on the UJA1076ATW/5V0/WD outputs a stabilized common-mode voltage used to drive an external 4.7 nF capacitor connected between CANH and CANL. This actively stabilizes the recessive bus level, reducing common-mode noise and minimizing ringing caused by bus reflections - significantly improving electromagnetic compatibility (EMC) and signal integrity in high-noise automotive environments. Unlike passive termination, SPLIT provides dynamic stabilization that adapts to bus loading and topology variations, making it essential for robust high-speed CAN operation in complex vehicle networks.

Can the UJA1076ATW/5V0/WD be used without an external PNP transistor?

Yes, the UJA1076ATW/5V0/WD operates fully without an external PNP transistor - its integrated V1 regulator delivers up to 250 mA at 5 V ±2 % accuracy for microcontroller and peripheral supply. The VEXCTRL and VEXCC pins are optional interfaces enabling current scalability beyond 250 mA; when unused, they must be left unconnected or tied appropriately per datasheet guidance. The device's thermal design and current limits remain valid in standalone operation, making it suitable for mid-power ECUs such as body controllers or sensor nodes where external transistor augmentation is unnecessary.

What safety features does the UJA1076ATW/5V0/WD provide for automotive applications?

The UJA1076ATW/5V0/WD includes multiple hardware-enforced safety features: overtemperature shutdown with hysteresis, LIMP output that drives LOW during critical faults to activate mechanical/electrical fallback, EN pin for controlling external safety hardware, bidirectional RSTN with programmable timing, and independent V1/V2 undervoltage monitoring with interrupt signaling. Its ±58 V short-circuit proof CAN pins, ±8 kV HBM ESD protection, and ISO 7637-3 transient immunity meet stringent automotive EMC and reliability requirements - enabling compliance with ISO 26262 ASIL-B functional safety goals in body and chassis ECUs.

UJA1076ATW/5V0/WD, Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: -

Package/Case:: 32-TSSOP (0.240", 6.10mm Width) Exposed Pad

Packaging:: Tube

Product Status:: Active

Applications:: -

Interface:: SPI Serial

Voltage - Supply:: 4.5V ~ 28V

Supplier Device Package:: 32-HTSSOP

Grade:: Automotive

Qualification:: -

Mounting Type:: Surface Mount

UJA1076ATW/5V0/WD, FAQ

1.How can I place an order for UJA1076ATW/5V0/WD, through Aetrix?

Please submit a Request for Quotation (RFQ) for UJA1076ATW/5V0/WD, on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for UJA1076ATW/5V0/WD, reliable?

The price and inventory of UJA1076ATW/5V0/WD, are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1076ATW/5V0/WD, is usually 5 days.

3.What payment methods are accepted for UJA1076ATW/5V0/WD,?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1076ATW/5V0/WD, transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for UJA1076ATW/5V0/WD,?

UJA1076ATW/5V0/WD, orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your UJA1076ATW/5V0/WD, order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for UJA1076ATW/5V0/WD,?

For technical support, including UJA1076ATW/5V0/WD, datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1076ATW/5V0/WD, requirements.

6.How does Aetrix verify that UJA1076ATW/5V0/WD, is sourced from the original manufacturer or authorized distributors?

All UJA1076ATW/5V0/WD, products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1076ATW/5V0/WD, meets industry standards.

7.What is the process for return or replacement of UJA1076ATW/5V0/WD,?

All UJA1076ATW/5V0/WD, units undergo pre-shipment inspection (PSI). If there is an issue with UJA1076ATW/5V0/WD,, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The UJA1076ATW/5V0/WD, part is unused and in its original packaging.

Return procedure for UJA1076ATW/5V0/WD,:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…