NXP Semiconductors UJA1076TW/3V3/WD,1
- Part No.:
- UJA1076TW/3V3/WD,1
- Manufacturer:
- NXP Semiconductors
- Category:
- Specialized
- Package:
- 32-TSSOP (0.240", 6.10mm Width) Exposed Pad
- Datasheet:
-
UJA1076TW/3V3/WD,1.pdf
- Description:
- IC INTFACE SPECIALIZED 32HTSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,327
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UJA1076TW/3V3/WD,1 from NXP Semiconductors is a high-speed CAN core System Basis Chip (SBC) integrating a 3.3 V/250 mA microcontroller voltage regulator, ISO 11898-2/5-compliant CAN transceiver, advanced window/timeout watchdog with on-chip oscillator, SPI interface, dual local wake-up inputs, and limp-home output - designed for automotive ECU power and communication management.
For engineers reviewing the UJA1076TW/3V3/WD,1 datasheet, UJA1076TW/3V3/WD,1 pinout, UJA1076TW/3V3/WD,1 application, or UJA1076TW/3V3/WD,1 equivalent, key selection considerations include 3.3 V regulator accuracy (±2 %), CAN bus short-circuit robustness (±58 V), HBM ESD rating (±8 kV on CAN/wake pins), HTSSOP32 thermal performance, and SPI-configurable watchdog timing (128 ms default period).
Technical Context
The UJA1076TW/3V3/WD,1 implements a state-machine-based system controller managing Off/Standby/Normal/Sleep/Overtemp modes with deterministic transitions triggered by VBAT thresholds, wake events, or temperature faults. Its dual-regulator architecture isolates V1 (3.3 V for MCU) from V2 (5 V for CAN transceiver), enabling independent undervoltage monitoring and fault reporting via SPI-accessible status registers.
Watchdog operation is decoupled from V1/V2 supplies via an internal VBAT-powered oscillator and supports three distinct modes: Window mode (reset on early/late trigger or overflow), Timeout mode (cyclic interrupt + reset on overflow with pending CI), and Off mode (WDOFF HIGH or WMC=1 in Standby). Wake-up sources include CAN bus activity, WAKE1/WAKE2 inputs with configurable sampling (16/64 ms), and cyclic wake capability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CAN Standard | ISO 11898-2 and ISO 11898-5 compliant high-speed physical layer |
| V1 Regulator Output | 3.3 V ±2 %, 250 mA max; supports external PNP transistor for thermal load sharing |
| V2 Regulator Output | 5 V dedicated supply for integrated CAN transceiver; switchable off |
| Watchdog Modes | Window, Timeout, and Off; programmable period (8–4096 ms); on-chip oscillator clock source |
| SPI Interface | Full-duplex 16-bit interface with read-only register access and chip-select control |
| ESD Protection | ±8 kV HBM on CANH/CANL/WAKE1/WAKE2 pins; ±6 kV IEC 61000-4-2 |
| Short-Circuit Tolerance | CAN bus pins withstand ±58 V transients; battery/CAN pins protected per ISO 7637-3 |
Pinout & Package
Package: HTSSOP32 (SOT549-1), 6.1 mm × 11 mm body, 0.65 mm pitch, exposed die pad for PCB thermal dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| V1 (Pin 4) | Main regulator output | 3.3 V supply for MCU and peripherals; ±2 % accuracy; undervoltage warning at 90 % nominal |
| RSTN (Pin 6) | Bidirectional reset | Active-low reset I/O with programmable pulse length; supports multiple MCU reset timing requirements |
| INTN (Pin 7) | Interrupt output | Open-drain signal indicating V1/V2 undervoltage, wake events, or power-on condition |
| EN (Pin 8) | Enable output | Drives external safety-critical hardware; logic level controlled by Mode_Control register |
| SDI/SDO/SCK/SCSN (Pins 9–12) | SPI interface | Full-duplex communication path for configuration, diagnostics, and status reporting |
| TXDC/RXDC (Pins 13–14) | CAN data interface | Digital connection between MCU CAN controller and integrated transceiver |
| WAKE1/WAKE2 (Pins 18–19) | Local wake inputs | Configurable edge-sensitive inputs with bias control (WBIAS) and sampling timing selection |
| LIMP (Pin 17) | Limp-home output | Active-low signal to activate fail-safe hardware during critical system faults |
| CANH/CANL (Pins 21–22) | CAN bus interface | Differential high-speed CAN physical layer with floating state in Off mode |
| SPLIT (Pin 24) | Bus stabilization | Output to stabilize recessive common-mode voltage on split-termination CAN networks |
| V2 (Pin 20) | CAN transceiver supply | Dedicated 5 V regulator; independent of V1 to improve EMC and enable transceiver shutdown |
| BAT (Pin 32) | Primary supply input | Accepts 4.5–27 V; supports cranking (ISO 7637 pulse 4/4b) and load-dump conditions |
Key Features
| Feature | Design Value |
|---|---|
| Integrated CAN SBC architecture | Combines transceiver, dual regulators, watchdog, SPI, and wake logic in single HTSSOP32 package - eliminates discrete BOM components and reduces PCB footprint |
| Automotive-grade reliability | ±58 V CAN bus short-circuit tolerance, ±8 kV HBM ESD, ISO 7637-3 transient protection, and overtemperature shutdown with hysteresis |
| Intelligent power sequencing | Controlled startup/shutdown across Off → Standby → Normal → Sleep modes; V1 remains active in Standby to maintain MCU readiness |
| Configurable watchdog behavior | Three operational modes with programmable timeout (8–4096 ms); automatic re-enable after interrupt; independent oscillator avoids V1/V2 dependency |
| Diagnostic visibility | SPI-accessible WD_and_Status, Mode_Control, Int_Status registers provide real-time reporting of V1/V2 health, wake source detection, and interrupt flags |
Applications
| Body Control Module (BCM) | Engine Control Unit (ECU) |
|---|---|
Use Scenario: Centralized vehicle subsystem managing lighting, door locks, and climate via CAN network. IC Role / Device Role / Timing Role: UJA1076TW/3V3/WD,1 acts as primary power manager and CAN interface, supplying 3.3 V to BCM MCU while enabling bus wake-up and limp-home fail-safe activation. Use Value: Enables low-quiescent-current Standby mode (< 100 µA) with full CAN bus wake capability and ±58 V bus fault tolerance for long-term reliability in 12 V automotive systems. | Use Scenario: Real-time engine management system requiring deterministic reset behavior and robust CAN communication under cranking conditions. IC Role / Device Role / Timing Role: UJA1076TW/3V3/WD,1 provides regulated 3.3 V power to engine MCU, monitors VBAT down to 4.5 V (ISO 7637 pulse 4), and delivers precise watchdog supervision with 128 ms default window. Use Value: Guarantees safe startup and fault recovery via SPI-configurable reset thresholds (90 % or 70 % V1), overtemperature shutdown, and limp-home output for mechanical fallback. |
| Advanced Driver Assistance Systems (ADAS) Sensor Hub | Electric Power Steering (EPS) ECU |
Use Scenario: Aggregation node for radar, camera, and ultrasonic sensors communicating over high-speed CAN FD backbone. IC Role / Device Role / Timing Role: UJA1076TW/3V3/WD,1 supplies stable 3.3 V to sensor hub MCU, isolates CAN transceiver power (V2), and enables remote flash programming via CAN bus. Use Value: Dual-regulator separation improves EMC immunity during simultaneous sensor data bursts and ensures CAN transceiver remains functional even if V1 drops below specification. | Use Scenario: Safety-critical steering assist system requiring ASIL-B capable power management and fail-operational behavior. IC Role / Device Role / Timing Role: UJA1076TW/3V3/WD,1 delivers 3.3 V to EPS MCU, monitors V1/V2 independently, asserts LIMP output on overtemperature or undervoltage, and supports cyclic wake for periodic motor calibration. Use Value: Provides certified limp-home activation (LIMP = LOW) and SPI-accessible fault logs for diagnostic traceability - meeting ISO 26262 functional safety requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar CAN SBC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TJA1043TK/3 | Single-function high-speed CAN transceiver only; no regulators, watchdog, or SPI interface | Requires external 3.3 V regulator, separate watchdog IC, and MCU-level wake logic implementation | Select when only CAN physical layer is needed and system-level integration is handled elsewhere |
| UJA1075TW/3V3/WD,1 | Same SBC family but lacks SPLIT pin and has reduced wake-up pin count (WAKE1 only) | Lower-cost variant for simpler ECUs where split-termination stability or dual wake inputs are unnecessary | Choose for cost-sensitive designs where CAN bus topology does not require SPLIT stabilization or second wake channel |
Compared with TJA1043TK/3 and UJA1075TW/3V3/WD,1, the UJA1076TW/3V3/WD,1 uniquely integrates full ECU power management, dual-regulator isolation, and SPLIT-enabled CAN bus stabilization - reducing component count and improving system-level EMC in complex automotive nodes.
Availability
UJA1076TW/3V3/WD,1 is available at Aetrix Electronics and suitable for automotive Body Control Modules, Engine Control Units, ADAS sensor hubs, and Electric Power Steering ECUs requiring stable component supply, long-lifecycle support, and AEC-Q100 qualified reliability.
Supply support for UJA1076TW/3V3/WD,1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in CAN, SBC, and automotive power management ICs.
The UJA1076TW/3V3/WD,1 belongs to NXP's System Basis Chip product line, engineered specifically for automotive electronic control units requiring integrated high-speed CAN communication, robust power regulation, and fail-safe system supervision.
FAQ
What is the nominal output voltage and accuracy of the main regulator in UJA1076TW/3V3/WD,1?
The UJA1076TW/3V3/WD,1 features a 3.3 V main voltage regulator (V1) with ±2 % output accuracy across temperature and load. This precision ensures reliable operation of connected microcontrollers and peripherals without requiring external trimming. The regulator delivers up to 250 mA and supports extension with an external PNP transistor for higher current demands and improved thermal distribution on the PCB.
Does UJA1076TW/3V3/WD,1 support both Window and Timeout modes for its watchdog function?
Yes, the UJA1076TW/3V3/WD,1 supports both Window and Timeout watchdog modes, selectable via the WMC bit in the WD_and_Status register. In Window mode, it resets the system if triggered too early or too late within the programmed period (default 128 ms). In Timeout mode, it generates a cyclic interrupt on overflow and performs a reset if the interrupt remains pending - providing flexible safety supervision tailored to different MCU firmware architectures.
How does the UJA1076TW/3V3/WD,1 handle wake-up events from the CAN bus and local inputs?
The UJA1076TW/3V3/WD,1 detects wake-up events from both the CAN bus (via RXDC) and two dedicated local inputs (WAKE1 and WAKE2). Wake sources are individually configurable for edge sensitivity and sampling timing (16 ms or 64 ms) using the Int_Control register. Status is reported in real time through the Int_Status register, and wake interrupts can be enabled or masked independently - enabling selective low-power operation in Standby or Sleep modes.
What is the purpose of the SPLIT pin on UJA1076TW/3V3/WD,1 and how is it used?
Pin 24 (SPLIT) on the UJA1076TW/3V3/WD,1 stabilizes the recessive common-mode voltage on split-terminated CAN bus topologies. It connects to the midpoint of a resistive divider between CANH and CANL, reducing bus reflections and improving signal integrity - especially in longer or branched networks. This feature enhances EMC performance and supports compliance with ISO 11898-2 requirements for high-speed CAN physical layer stability.
Can UJA1076TW/3V3/WD,1 operate during automotive cranking conditions?
Yes, the UJA1076TW/3V3/WD,1 operates reliably during cranking, supporting VBAT down to 4.5 V for the main regulator (V1) and 5.5 V for the CAN transceiver regulator (V2), in accordance with ISO 7637-2 pulse 4/4b and ISO 16750-2 specifications. Its undervoltage detection thresholds (90 % of nominal) and hysteresis ensure stable reset behavior and continuous monitoring even under severe battery sag conditions typical in start-stop systems.
UJA1076TW/3V3/WD,1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 32-TSSOP (0.240", 6.10mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Applications:
- -
- Interface:
- SPI Serial
- Voltage - Supply:
- 4.5V ~ 28V
- Supplier Device Package:
- 32-HTSSOP
- Grade:
- Automotive
- Qualification:
- -
- Mounting Type:
- Surface Mount
UJA1076TW/3V3/WD,1 FAQ
1.How can I place an order for UJA1076TW/3V3/WD,1 through Aetrix?
Please submit a Request for Quotation (RFQ) for UJA1076TW/3V3/WD,1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UJA1076TW/3V3/WD,1 reliable?
The price and inventory of UJA1076TW/3V3/WD,1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1076TW/3V3/WD,1 is usually 5 days.
3.What payment methods are accepted for UJA1076TW/3V3/WD,1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1076TW/3V3/WD,1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UJA1076TW/3V3/WD,1?
UJA1076TW/3V3/WD,1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UJA1076TW/3V3/WD,1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UJA1076TW/3V3/WD,1?
For technical support, including UJA1076TW/3V3/WD,1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1076TW/3V3/WD,1 requirements.
6.How does Aetrix verify that UJA1076TW/3V3/WD,1 is sourced from the original manufacturer or authorized distributors?
All UJA1076TW/3V3/WD,1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1076TW/3V3/WD,1 meets industry standards.
7.What is the process for return or replacement of UJA1076TW/3V3/WD,1?
All UJA1076TW/3V3/WD,1 units undergo pre-shipment inspection (PSI). If there is an issue with UJA1076TW/3V3/WD,1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UJA1076TW/3V3/WD,1 part is unused and in its original packaging.
Return procedure for UJA1076TW/3V3/WD,1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UJA1076TW/3V3/WD,1 Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

